{"payload":{"header_redesign_enabled":false,"results":[{"id":"275940687","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"yasinalp/SelfBulance","hl_trunc_description":"Xilinx Open Hardware Contest Project","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":275940687,"name":"SelfBulance","owner_id":41189451,"owner_login":"yasinalp","updated_at":"2020-06-30T12:41:17.181Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ayasinalp%252FSelfBulance%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/yasinalp/SelfBulance/star":{"post":"0vW6rGJwCcRm9c3_gaOa9B1uuzqeO9gYBElIuua0AQRQW9QHMOkVv_cs4-MZUqZWp0gldYiASYeSiyNhuZwQ_g"},"/yasinalp/SelfBulance/unstar":{"post":"4QA_dssWJHVPPQWW_YsKtF2Pl-4I9qobAp3yRPEpI6EZQR5AvNwZXlz22gL2a3ipMIu2QZEMbwvkRiiNDVZAVQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4MH2Qff5mIwpVTXykvT2q8GEwHBqe5FoQVDTYjzjEHPvidyMF9lGu-uBEDFuskGtZkW6R1zoplnhZVK55rwfVQ"}}},"title":"Repository search results"}