

## **Modified Simple As Possible Computer Design**

### **Block Diagram Control Signal Description:-**

| <b>SL no</b>    | <b>Control Signal</b> | <b>Description</b>                          |
|-----------------|-----------------------|---|
| <b>1</b>        | Cp                    | Count Enable for Program Counter            |
| <b>2</b>        | Ep                    | Output Enable for Program Counter           |
| <b>3</b>        | Lp                    | Load Enable for Program Counter             |
| <b>4</b>        | Jp                    | Conditional Jump Enable for Program Counter |
| <b>5</b>        | Lm                    | Load MAR                                    |
| <b>6</b>        | RE                    | Read from RAM                               |
| <b>7</b>        | WE                    | Write into RAM                              |
| <b>8</b>        | Sn                    | Input from Hex Keypad Enable                |
| <b>9</b>        | Ein                   | Output Enable for Hex-Keypad                |
| <b>10</b>       | Li                    | Load Instruction Register                   |
| <b>11</b>       | INC                   | Increment Stack Pointer                     |
| <b>12</b>       | DEC                   | Decrement Stack Pointer                     |
| <b>13</b>       | Es                    | Output Enable for Stack Pointer             |
| <b>14,15</b>    | T1, T0                | Temporary Register Operation Control        |
| <b>16</b>       | ST                    | BUS and Temporary Register Buffer Control   |
| <b>17,18,19</b> | A0, A1, A2            | ALU Operation Control                       |
| <b>20</b>       | La                    | Load Enable for A Register                  |
| <b>21</b>       | Ea                    | Output Enable for A Register                |
| <b>22</b>       | Lb                    | Load Enable for B Register                  |
| <b>23</b>       | Eb                    | Output Enable for B Register                |
| <b>24</b>       | Lo                    | Load Enable for Output Register             |

Temporary Register Control Operation:-

| T1 | T0 | Description                 |
|----|----|-----------------------------|
| 0  | 0  | Load Enable for Upper Byte  |
| 0  | 1  | Load Enable for Lower Byte  |
| 1  | 0  | Output Enable to Upper Byte |
| 1  | 1  | Output Enable to Lower Byte |