
CSE331 – Computer Organization

Lecture 8: Multi-Cycle Design

Single Cycle Datapath

We designed a processor that requires one cycle per instruction




What's wrong with our CPI=1 processor?

Arithmetic & Logical Reg File **ALU** mux setup **Inst Memory** mux Load PC **Inst Memory** Reg File ALU Data Mem mux mux setu Critical Path Store Reg File **ALU** Data Mem PC **Inst Memory** mux Branch PC Reg File **Inst Memory** cmp mux

- Long cycle time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
 - cannot always get the job done in one (short) cycle

Reducing Cycle Time

- Cut combinational dependency graph and insert register / latch
- Do same work in two fast cycles, rather than one slow one



Basic Limits on Cycle Time

Next address logic

PC <= branch?

: PC + 4

Instruction Fetch


InstructionReg <= Mem[PC]</pre>

Operand Fetch

ALU execution ALUOut <= A op B: PC + 4 + offset


> **Data Memory Access** M <= Mem[ALUout]

Result Store R[rd] <= ALUOut




Partitioning the CPI=1 Datapath

Add registers between smallest steps



Allow the instruction to take multiple cycles.

Example Multicycle Datapath




Additional registers are added to store values between stages.

R-type instructions (add, sub, . . .)

| <u>inst</u> | Logical Register Transfers |
|-------------|--------------------------------------------------------|
| ADD | $R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$ |

| inst | Physical Register Transfers | |
|------|----------------------------------------------|--|
| | $IR \leftarrow MEM[PC]$ | |
| ADD | $A \leftarrow R[rs]; B \leftarrow R[rt]$ | |
| | $S \leftarrow A + B$ | |
| | $R[rd] \leftarrow S;$ $PC \leftarrow PC + 4$ | |




Load instruction

inst Logical Register Transfers

LW $R[rt] \leftarrow MEM(R[rs] + sx(Im16);$

PC ← **PC** + 4


| inst | Physical Register Transfers | | |
|------|---------------------------------------------------|--|--|
| | $IR \leftarrow MEM[PC]$ | | |
| LW | $A \leftarrow R[rs]; B \leftarrow R[rt]$ | | |
| | $S \leftarrow A + SignEx(Im16)$ | | |
| | $M \leftarrow MEM[S]$ | | |
| | $R[rd] \leftarrow M; \qquad PC \leftarrow PC + 4$ | | |



Store instruction

| <u>inst</u> | Logical Register Transfers |
|-------------|------------------------------------------|
| SW | $MEM(R[rs] + sx(Im16) \leftarrow R[rt];$ |
| | PC ← PC + 4 |


| inst | Physical Register Transfers | |
|------|--------------------------------------------------------------|--|
| | $IR \leftarrow MEM[PC]$ | |
| SW | $A \leftarrow R[rs]; B \leftarrow R[rt]$ | |
| | S ← A + SignEx(Im16); | |
| | $\overline{MEM[S] \leftarrow B} \qquad PC \leftarrow PC + 4$ | |



Branch instruction

| <u>inst</u> | Logical Register Transfers |
|-------------|---------------------------------------------------|
| BEQ | if R[rs] == R[rt] |
| | then PC \leftarrow PC + sx(Im16) \parallel 00 |
| | else PC ← PC + 4 |


| inst | nst Physical Register Transfers | | |
|----------------------------------------------------------|------------------------------------------|--|--|
| | $IR \leftarrow MEM[pc]$ | | |
| | $A \leftarrow R[rs]; B \leftarrow R[rt]$ | | |
| $\mathbf{E}\mathbf{q} = (\mathbf{A} - \mathbf{B} = = 0)$ | | | |
| BEQ& | Eq PC ← PC + sx(Im16) 00 | | |



Multicycle Implementation

- Each step in a multicycle implementation will take 1 clock cycle.
- Multicycle implementation allows a functional unit to be used more than once per instruction, as long as it is used on different clock cycles.
- Using a functional unit more than once can help to reduce the amount of hardware required.
- The ability to allow instructions to take different number of clock cycles is another advantage of multicycle implementation.

Multicycle Datapath



- Differences between single-cycle and multicycle datapath
 - A single memory unit is used for both instruction and data.
 - There is a single ALU, rather than an ALU and two adders.
 - One or more registers are added after every major functional unit to hold the output of that unit until the value is used in a subsequent clock cycle.

Multicycle Datapath with Control Lines





Figure 5.28: Complete Datapath & Control Signals for Multicycle Implementation (including jump instruction)



Execution Steps (1)

Instruction Fetch

```
IR = Memory[PC];
PC = PC + 4;
```

Execution Steps (2)

Instruction Decode and Register Fetch

```
A = Reg[IR[25..21]];
B = Reg[IR[20..16]];
ALUOut = PC + (signExtend(IR[15..0]) << 2);
```

Execution Steps (3)

- Execution, memory address computation or branch completion
 - Memory Reference:

$$ALUOut = A + signExtend(IR[15..0]);$$

Arithmetic/Logical Operation:

$$ALUOut = A op B;$$

• Branch:

If
$$(A == B) PC = ALUOut;$$

• Jump:

$$PC = PC[31...28] || (IR[25...0) << 2);$$


Execution Steps (4)

- Memory access or R-type instruction completion
 - Memory Reference:
 MDR = Memory[ALUOut];
 or
 Memory[ALUOut] = B;
 - Arithmetic/Logical Instructions (R-type):
 Reg[IR[15..11]] = ALUOut;
 - Branch, Jump: Nothing


Execution Steps (5)

- Memory Read completion (Load only)
 - Reg[IR[20..16]] = MDR;

Finite State Machine Control for Multicycle Datapath



Implementation of Finite State Machine Controller



Logic Equation for Control Signal Outputs

| Output | Current States |
|-------------|--------------------------|
| PCWrite | state0 + state9 |
| PCWriteCond | state8 |
| IorD | state3 + state5 |
| MemRead | state0 + state3 |
| MemWrite | state5 |
| IRWrite | state0 |
| MemtoReg | state4 |
| PCSource1 | state9 |
| PCSource0 | state8 |
| ALUOp1 | state6 |
| ALUOp0 | state8 |
| ALUSrcB1 | state1 + state2 |
| ALUSrcB0 | state0 + state1 |
| ALUSrcA | state2 + state6 + state8 |
| RegWrite | state4 + state7 |
| RegDst | state7 |

For Example:

PCWrite =
$$\overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot \overline{S0} + \overline{S3} \cdot \overline{S2} \cdot \overline{S1} \cdot \overline{S0}$$

Logic Equation for Next State Outputs

| Output | Current States | Ор |
|------------|--------------------------------------------|---------------------------|
| NextState0 | state4 + state5 + state7 + state8 + state9 | |
| NextState1 | state0 | |
| NextState2 | state1 | (Op = 'lw') + (Op = 'sw') |
| NextState3 | state2 | (Op = 'lw') |
| NextState4 | state3 | |
| NextState5 | state2 | (Op = 'sw') |
| NextState6 | state1 | (Op = 'R-type') |
| NextState7 | state6 | |
| NextState8 | state1 | (Op = 'beq') |
| NextState9 | state1 | (Op = 'jump') |

For Example:

NextState1 = State0 = S3 · S2 · S1 · S0
NextState3 = State2 · (Op[5-0]='lw')
=
$$\overline{S3}$$
 · $\overline{S2}$ · S1 · $\overline{S0}$ · Op5 · $\overline{Op4}$ · $\overline{Op3}$ · Op2 · Op1

Performance Evaluation

- ▶ What is the average CPI?
 - state diagram gives CPI for each instruction type
 - workload gives frequency of each type


| Туре | CPI _i for type | Frequency | CPI _i x freq _i |
|------------------|---------------------------|-----------|--------------------------------------|
| Arith/Logic | 4 | 40% | 1.6 |
| Load | 5 | 30% | 1.5 |
| Store | 4 | 10% | 0.4 |
| branch | 3 | 20% | 0.6 |
| Average CPI: 4.1 | | | |

Exceptions and Interrupts

- Exceptions are 'exceptional events' that disrupt the normal flow of a program
- Terminology varies between different machines
- Examples of Interrupts
 - User hitting the keyboard
 - Disk drive asking for attention
 - Arrival of a network packet
- Examples of Exceptions
 - Divide by zero
 - Overflow
 - Invalid instruction
 - Page fault (non-resident page in memory)

Exception Flow

 When an exception (or interrupt) occurs, control is transferred to the OS



MIPS convention

- Exception means any unexpected change in control flow, without distinguishing internal or external;
- Use the term interrupt only when the event is externally caused.

| Type of event | <u>From where?</u> | <u>MIPS terminology</u> |
|--------------------------------|--------------------|---------------------------|
| I/O device request | External | Interrupt |
| Arithmetic overflow | Internal | Exception |
| Using an undefined instruction | Internal | Exception |
| Hardware malfunctions | Either | Exception or Interrupt |


Handling Exceptions and Interrupts

- Upon detection, invoke the OS to "service the event"
 - What about in the middle of executing a multi-cycle instruction
 - Difficult to abort the middle of an instruction
 - Processor checks for event at the end of every instruction
 - Processor provides EPC & Cause registers to inform OS of cause
- EPC a 32-bit register used to hold the address of the affected instruction.
- Cause a register used to record the cause of the exception.
 To simplify the discussion, assume
 - undefined instruction=0
 - arithmetic overflow=1

Handling Exceptions and Interrupts

- Status interrupt mask and enable bits and determines what exceptions can occur.
- Control signals to write EPC, Cause, and Status
- Be able to write exception address into PC, increase mux set PC to exception address (8000 0180_{hex}).
- May have to undo PC = PC + 4, since want EPC to point to offending instruction (not its successor);
 PC = PC - 4


Multicycle Datapath with Exceptions



How Control Detects Exceptions

- Undefined Instruction detected when no next state is defined from state 1 for the op value.
 - We handle this exception by defining the next state value for all op values other than lw, sw, 0 (R-type), j, and beq as new state 10.
 - Shown symbolically using "other" to indicate that the op field does not match any of the opcodes that label arcs out of state 1.
- Arithmetic overflow included logic in the ALU to detect overflow, and a signal called Overflow is provided as an output from the ALU. This signal is used in the modified finite state machine to specify an additional possible next state.
- Note: Challenge in designing control of a real machine is to handle different interactions between instructions and other exception-causing events such that control logic remains small and fast.
 - Complex interactions makes the control unit the most challenging aspect of hardware design

Finite state machine to handle exception detection



Summary

- Disadvantages of the Single Cycle Processor
 - Long cycle time
 - Cycle time is too long for all instructions except the Load
- Multicycle implementations have the advantage of using a different number of cycles for executing each instruction.
- Multicycle Processor:
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
- Control is specified by finite state diagram
 (Microprogramming is used for complex instruction set)
- The most widely used machine implementation is neither single cycle, nor multicycle – it's the pipelined implementation (next improvement we will study).