
CSE331 – Computer Organization


Lecture 7: Single Cycle Control

A Single Cycle Datapath

- We have everything except control signals (<u>underlined</u>)
 - Today's lecture will look at how to generate the control signals



RTL: R-Type Instructions



- Example: add rd, rs, rt
 - Mem[PC]


- Fetch the instruction from memory
- $R[rd] \leftarrow R[rs] + R[rt]$
- The actual operation

• PC ← PC + 4


Calculate the next instruction's address

Instruction Fetch Unit at the Beginning of Add


- Fetch the instruction from Instruction memory: Instruction ← mem[PC]
- Done for all instructions => Don't need special control bits



The Single Cycle Datapath during Add




 $ightharpoonup R[rt] \leftarrow R[rs] \text{ op } R[rt]$




Instruction Fetch Unit at the End of Add


- PC ← PC + 4
 - This is the same for all instructions except Branch and Jump




The Single Cycle Datapath during Load




▶ R[rt] ← Data Memory {R[rs] + SignExt[imm16]}




The Single Cycle Datapath during Store




▶ Data Memory {R[rs] + SignExt[imm16]} ← R[rt]




The Single Cycle Datapath during Branch




▶ if (R[rs] - R[rt] == 0) then Equal $\leftarrow 1$; else Equal $\leftarrow 0$




Instruction Fetch Unit at the End of Branch



if (Equal & Branch)
 then PC = PC + 4 + SignExt[imm16]*4;
else PC = PC + 4



Different View of Same Implementation (From Book)




Step 4: Given Datapath: RTL -> Control

| Instr. | Reg Des | ALUSrc | Memto Reg | Reg Wr | Mem Rd | Mem Wr | Branch | ALUop1 | ALUop0 |
|--------|------------|--------|--------------|-----------|-----------|-----------|--------|--------|--------|
| R-type | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| lw | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| SW | Х | 1 | Х | 0 | 0 | 1 | 0 | 0 | 0 |
| beq | X | 0 | Х | 0 | 0 | 0 | 1 | 0 | 1 |

Table: Control Lines Determined by the opcode

ALU Control Bits

| Instruction opcode | ALUop | Instruction operation | Function field | Desired ALU action | ALU control |
|--------------------|-------|-----------------------|----------------|--------------------|-------------|
| LW | 00 | load word | XXXXXX | add | 010 |
| SW | 00 | store word | XXXXXX | add | 010 |
| beq | 01 | branch equal | XXXXXX | subtract | 110 |
| R-type | 10 | add | 100000 | add | 010 |
| R-type | 10 | subtract | 100010 | subtract | 110 |
| R-type | 10 | AND | 100100 | and | 000 |
| R-type | 10 | OR | 100101 | or | 001 |
| R-type | 10 | set on less than | 101010 | set on less than | 111 |



The Truth Table for the 3 ALU Control Bits

| AL | Uop | Function filed | | | | | Operation | |
|--------|--------|----------------|-------------------|----|----|----|-----------|-----|
| ALUop1 | ALUop0 | F5 | F4 | F3 | F2 | F1 | F0 | |
| 0 | 0 | X | Χ | X | X | X | Χ | 010 |
| 0 | 1 | X | $\overline{\chi}$ | X | X | X | X | 110 |
| 1 | 0 | /1 | 9/ | 0 | 0 | 0 | 0 | 010 |
| 1 | 0 | / 1 | 0 | 0 | 0 | 1 | 0 | 110 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 000 |
| 1 | 0 | \ 1 | 0 | 0 | 1 | 0 | 1 | 001 |
| 1 | 0 | 1 | 9/ | 1 | 0 | 1 | 0 | 111 |

| funct<5:0> | Instruction Operation |
|------------|------------------------------|
| 100000 | add |
| 10 0010 | subtract |
| 10 0100 | and |
| 10 Ø101 | or |
| 10/1010 | set-on-less-than |

The Logic Equation for ALUctr<2>

| AL | Function filed | | | | | | Operation | |
|--------|----------------|----|----|----|----|-----|-----------|-----|
| ALUop1 | ALUop0 | F5 | F4 | F3 | F2 | F1 | F0 | |
| 0 | 0 | X | X | X | X | X | Χ | 010 |
| 0 | (1) | X | X | X | X | X | X | 110 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 010 |
| (1) | 0 | 1 | 0 | 0 | 0 | (1) | 0 | 110 |
| T | 0 | 1 | 0 | 0 | 1 | O | 0 | 000 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 001 |
| (1) | 0 | 1 | 0 | 1 | 0 | (1) | 0 | 111 |

ALUctr<2> = ALUop0 + (ALUop1 & func<1>)

The Logic Equation for ALUctr<1>

| AL | ALUop | | Function filed | | | | Operation | |
|--------|--------|----|----------------|----|---------------------|----|-----------|-----|
| ALUop1 | ALUop0 | F5 | F4 | F3 | F2 | F1 | F0 | |
| 0 | 0 | X | X | X | X | X | X | 010 |
| 0 | 1 | X | X | X | X | X | X | 110 |
| Ĭ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 010 |
| 1 | 0 | 1 | 0 | 0 | (0) | 1 | 0 | 110 |
| 1 | 0 | 1 | 0 | 0 | Y | 0 | 0 | 000 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 001 |
| 1 | 0 | 1 | 0 | 1 | (0) | 1 | 0 | 111 |


ALUctr<1> = !ALUop1 + !func<2>

The Logic Equation for ALUctr<0>

| AL | Function filed | | | | | Operation | | |
|--------|----------------|----|----|---|----|-----------|-----|-----|
| ALUop1 | ALUop0 | F5 | F4 | F3 | F2 | F1 | F0 | |
| 0 | 0 | X | X | X | Χ | X | X | 010 |
| 0 | 1 | X | X | X | X | X | X | 110 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 010 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 110 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 000 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | (1) | 001 |
| 1 | 0 | 1 | 0 | $\left(\begin{array}{c} 1 \end{array}\right)$ | 0 | 1 | 0 | 111 |


ALUctr<0> = ALUop1 & (func<3> + func<0>)

The ALU Control Block



- ALUctr<1> = !ALUop1 + !func<2>

The "Truth Table" for the Main Control



| opcode | 000000 | 100011 | 101011 | 000100 |
|------------------|----------|----------|----------|----------|
| | R-type | lw | sw | beq |
| RegDst | 1 | 0 | X | X |
| ALUSrc | 0 | 1 | 1 | 0 |
| MemtoReg | 0 | 1 | X | X |
| <u>RegWrite</u> | <u>1</u> | <u>1</u> | <u>0</u> | <u>0</u> |
| MemRead | 0 | 1 | 0 | 0 |
| MemWrite | 0 | 0 | 1 | 0 |
| Branch | 0 | 0 | 0 | 1 |
| ALUop (Symbolic) | "R-type" | Add | Add | Subtract |
| ALUop1 | 1 | 0 | 0 | 0 |
| ALUop0 | 0 | 0 | 0 | 1 |


The "Truth Table" for RegWrite

| opcode | 00 0000 | 10 0011 | 10 1011 | 00 0100 |
|----------|---------|---------|---------|---------|
| | R-type | lw | sw | beq |
| RegWrite | 1 | 1 | 0 | 0 |


RegWrite = R-type + lw

$$= !op < 5 > \& !op < 4 > \& !op < 3 > \& !op < 2 > \& !op < 1 > & !op < 0 > (R-type)$$


$$+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)$$




Implementation of the Main Control



Putting it All Together: A Single Cycle Processor



An abstract view of the critical path - load instruction



Worst case delay for load is much longer than needed for all other instructions, yet this sets the cycle time.