# EN3021 Group Project - Progress as of OCT17

210415N Navarathne D.M.G.B. 210594J Senevirathne I.U.B. 210609M Silva M.K.Y.U.N.

October 17, 2024

Current status: 45% Complete

### Progress this week

We started the following parts of the project for the week OCT10 - OCT17:

- Almost completed the integration of the modules into the processor
- $\bullet$  Following modules were completed
  - ALU control
  - Immediate generator

#### **ALU Control**

The ALU control was made to get the input from the control signal ALUOp, and func3 and func7 from the instruction to control the ALU. Further this passes on a branch instruction type to the ALU to get a branch flag according to the type.

Table 1: Instruction Set and corresponding ALU operation

Inst.	Type	ALUOp	<b>F3</b>	<b>F7</b>	OP
ADD	R	10	000	0	ADD
SUB	R	10	000	1	SUB
SLL	R	10	001	0	SLL
SLT	R	10	010	0	SLT
SLTU	R	10	011	0	SLTU
XOR	R	10	100	0	XOR
SRL	R	10	101	0	SRL
SRA	R	10	101	1	SRA
OR	R	10	110	0	OR
AND	R	10	111	0	AND
ADDI	I	10	000	X	ADD
SLTI	I	10	010	X	SLT
SLTIU	I	10	011	X	SLTU
XORI	I	10	100	X	XOR
ORI	I	10	110	X	OR
ANDI	I	10	111	X	AND

Inst.	Type	ALUOp	<b>F</b> 3	<b>F7</b>	OP
SLLI	I	10	001	X	SLL
SRLI	I	10	101	X	SRL
SRAI	I	10	101	X	SRA
JALR	I	10	000	X	ADD
LUI	U	XX	XXX	X	-
AUIPC	U	XX	XXX	X	-
JAL	UJ	XX	XXX	X	-
SB	S	00	000	X	ADD
SH	S	00	001	X	ADD
SW	S	00	010	X	ADD
LB	I	00	000	X	ADD
LH	I	00	001	X	ADD
LW	I	00	010	X	ADD
LBU	I	00	100	X	ADD
LHU	I	00	101	X	ADD
BEQ	SB	01	000	X	SUB
BNE	SB	01	001	X	SUB
BLT	SB	01	100	X	SLT
BGE	SB	01	101	X	SLT
BLTU	SB	01	110	X	SLTU
BGEU	SB	01	111	X	SLTU
FENCE	I	00	000	X	_
ECALL	I	00	000	X	-
EBREAK	I	00	000	X	-

// //	I Instruct	tion got						
//	Instruction set							
 //	Inst.	Type	ALUOp	F3	F7	OP		
//	ADD	R	10	000	I 0	ADD		
8 //	SUB	l R	10	000	1	SUB		
9 //	SLL	l R	10	001	0	SLL		
11	SLT	l R	10	010	0	SLT		
1/	SLTU	l R	10	011	0	SLTU		
2 //	XOR	l R	10	100	0	XOR		
1/	SRL	l R	10	101	0	SRL		
//	SRA	l R	10	101	1	SRA		
//	l OR	l R	10	110	0	OR		
//	I AND	l R	10	111	1 0	AND		
//	+	+	+	+	+			
//	ADDI	l I	10	000	X			
//	SLTI	l I	10	010	X			
//	SLTIU	l I	10	011	X			
1 //	XORI	l I	10	100	X			
//	ORI	l I	10	110	X			
	ANDI	l I	10	111	l X			
4 //	SLLI	I	10	001	X			
5 //	SRLI	l I	10	101	X			
26 //	SRAI	l I	10	101	X			
27 //	JALR	I +	10	000 +	X +			
29 //	LUI	I U	l XX	XXX	I X			
30 //	AUIPC	, u	XX	XXX	I X			

```
31 // | JAL | UJ | XX | XXX | X | - |
32 //
                                   | 000 | X | ADD
               l S
                         1 00
33 //
      I SB
34 //
         SH
                    S
                             00
                                   | 001 | X |
                                                  ADD
35 // | SW
                    S
                             00
                                  | 010 | X | ADD
36 //
              | I
                                     000 | X |
001 | X |
37 //
                       - 1
         LB
                             00
38 //
         LH
                             0.0
                                                   ADD
                         -1
               l I
39 //
                       | 010 | X | ADD
     | LW
                             00
              | I | 00
     | LBU
                                 | 100 | X | ADD
40 //
     | LHU
                                 | 101 | X | ADD
41 //
42 //
      +-----
               -+-----
             | SB | 01
| SB | 01
                                 | 000 | X | SUB
43 // | BEQ
                    SB | 01 | 001 | X | SUB
44 // | BNE
45 // | BLT
                    SB | 01
                                 | 100 | X | SLT
     | BGE | SB | 01
| BLTU | SB | 01
| BGEU | SB | 01
                                 | 101 | X | SLT
| 110 | X | SLTU
| 111 | X | SLTU
                                              X |
46 //
47 //
48 //
49 // +------
50 // | FENCE | I | 00
51 // | ECALL | I | 00
52 // | EBREAK | I | 00
                                 | 000 | X | -
                                 | 000 | X |
                                             х | -
53 //
55
  module alu_ctrl(
56
    input [1:0] ALUOp,
57
      input [2:0] FUNC3,
58
     input FUNC7,
     output reg [3:0] ALUCTRL,
60
     output reg [2:0] BRANCHCONDITION
61
62
63
64
    parameter ADD = 4'b0000, SUB = 4'b0001, SLL = 4'b0010,
65
           SRL = 4'b0011, SRA = 4'b0100, AND = 4'b0101, OR = 4'b0110, XOR = 4'b0111, SLT = 4'b1000,
66
67
           SLTU = 4'b1001;
68
69
70
71
    always@(*) begin
      if (ALUOp == 2'b10) begin // ----- R type / I type
72
        case (FUNC3)
73
          3,p000:
74
75
            begin
              if ((ALUOp == 2'b00)&(FUNC7 == 1'b1))
76
               ALUCTRL <= SUB;
77
78
79
                ALUCTRL <= ADD;
80
            end
81
          3'b001:
82
83
            ALUCTRL <= SLL;
84
85
          3'b010:
           ALUCTRL <= SLT;
86
87
          3'b011:
           ALUCTRL <= SLTU;
89
90
          3'b100:
91
            ALUCTRL <= XOR;
92
93
          3'b101:
94
95
            begin
             if (FUNC7 == 1'b0)
96
               ALUCTRL <= SRL;
97
              else
```

```
ALUCTRL <= SRA;
99
100
101
            3'b110:
              ALUCTRL <= OR;
105
            3'b111:
              ALUCTRL <= AND;
106
107
108
            default:
              ALUCTRL <= 4'bx;
109
110
111
        end else if (ALUOp == 2'b00) begin
112
113
          ALUCTRL <= ADD;
114
115
        end else if (ALUOp == 2'b01) begin
          case(FUNC3[2:1])
116
            2'b00:
117
118
              ALUCTRL <= SUB;
119
120
            2'b10:
              ALUCTRL <= SLT;
121
122
            2'b11:
123
              ALUCTRL <= SLTU;
124
125
            default:
126
              ALUCTRL <= 4'bx;
127
128
129
          endcase
130
        end else begin
          ALUCTRL <= 4'bx;
131
        end
134
        if (ALUOp == 2'b01) begin
135
         BRANCHCONDITION <= FUNC3;
136
137
        end else begin
          BRANCHCONDITION <= 3'bx;
138
139
140
141
142
     end
143 endmodule
```

#### Adding Branch flags to the ALU

The ALU was modified to indicate the satisfaction of a branch condition, from the result that was calculated from the existing ALU Operations.

```
module alu(
      input [31:0] A, B,
input [3:0] CTRL,
      input [2:0] BRANCHCONDITION,
       output reg [31:0] OUT,
      output reg BRANCHFLAG
6
    );
    reg [31:0] A_ALU, B_ALU;
9
10
    wire [31:0] SUM, BAND, BXOR;
    reg CIN;
11
12
    // CLA
13
     \texttt{cla32 cla32\_0(.A(A\_ALU), .B(B\_ALU^{4\{CIN\}}), .CIN(CIN), .OF(), .SUM(SUM), .BAND(BAND)} 
   , .BXOR(BXOR));
```

```
15
     parameter ADD = 4'b0000, SUB = 4'b0001, SLL = 4'b0010,
16
             SRL = 4'b0011, SRA = 4'b0100, AND = 4'b0101, OR = 4'b0110, XOR = 4'b0111, SLT = 4'b1000,
17
18
             SLTU = 4'b1001;
19
20
21
     parameter BEQ = 3'b000, BNE = 3'b001, BLT = 3'b100,
             BGE = 3'b101, BLTU= 3'b110, BGEU= 3'b111;
22
23
24
     always@(*) begin
25
26
       case (CTRL)
         ADD:
27
            begin
28
29
              CIN <= 1,b0;
              A_ALU <= A;
B_ALU <= B;
30
31
              OUT <= SUM;
32
33
            end
34
35
         SUB:
36
            begin
             CIN <= 1'b1:
37
38
              A_ALU <= A;
              B_ALU <= B;
39
40
              OUT <= SUM;
41
            end
42
         AND:
43
44
           begin
45
              CIN <= 1'bx;
              A_ALU <= A;
46
              B_ALU \le B;
47
48
              OUT <= BAND;
49
            end
50
         OR:
51
52
            begin
             CIN <= 1'bx;
53
54
              A\_ALU <= A;
              B_ALU <= B;
55
              OUT <= A|B;
56
57
            end
58
         XOR:
59
60
            begin
             CIN <= 1'bx;
61
              A_ALU <= A;
62
              B_ALU <= B;
63
              OUT <= BXOR;
64
65
            end
66
67
         SLL:
            begin
68
69
              CIN <= 1'bx;
              A_ALU <= 32'bx;
70
              B_ALU <= 32'bx;
71
72
              OUT <= A << B;
            end
73
74
         SRL:
75
76
            begin
              CIN <= 1'bx;
77
              A_ALU <= 32'bx;
78
79
              B_ALU <= 32'bx;
              OUT <= A >> B;
80
81
            end
```

```
SRA:
83
84
             begin
              CIN <= 1'bx;
85
               A_ALU <= 32'bx;
86
               B_ALU <= 32'bx;
               OUT <= A >>> B;
88
89
90
          SLT:
91
92
             begin
              CIN <= 1'b1;
93
               A_ALU <= A;
B_ALU <= B;
94
95
               OUT <= {31'b0, SUM[31]};
96
97
98
99
          SLTU:
100
            begin
              CIN <= 1'bx;
101
               A\_ALU \le 32, bx;
102
               B_ALU <= 32'bx;
OUT <= (A < B) ? 32'b1 : 32'b0;
103
104
            end
105
106
          default:
107
108
            begin
              A_ALU <= 32'bx;
109
               B_ALU <= 32'bx;
110
               CIN <= 1'bx;
111
               OUT <= 32'bx;
112
113
114
        endcase
115
116
        case(BRANCHCONDITION)
117
118
          BEQ:
            BRANCHFLAG <= | SUM;
119
120
          BNE:
121
            BRANCHFLAG <= ~ | SUM;
122
123
          BLT:
124
            BRANCHFLAG <= OUT[0];
125
126
          BGE:
127
            BRANCHFLAG <= ~OUT[0];
128
129
130
            BRANCHFLAG <= OUT[0];
131
132
133
            BRANCHFLAG <= ~OUT[0];
134
135
          default:
136
137
            BRANCHFLAG <= 1'bx;
138
        endcase
139
      end
141 endmodule
```

#### **Immediate Generator**

The immediate generator formats the immediate into the proper form by using the instruction.

Table 2: Instruction Set and Immediate format

Inst.	Type	ALUOp	<b>F</b> 3	<b>F7</b>	Immediate Location	Format
ADDI	I	10	000	X	[31:20]	[11:0]
SLTI	I	10	010	X	[31:20]	[11:0]
SLTIU	I	10	011	X	[31:20]	[11:0]
XORI	I	10	100	X	[31:20]	[11:0]
ORI	I	10	110	X	[31:20]	[11:0]
ANDI	I	10	111	X	[31:20]	[11:0]
SLLI	I	10	001	X	[24:20] (no ext)	[4:0]
SRLI	I	10	101	X	[24:20] (no ext)	[4:0]
SRAI	I	10	101	X	[24:20] (no ext)	[4:0]
JALR	I	10	000	X	[31:20]	[11:0]
LUI	U	XX	XXX	X	[31:12] (up)	[31:12]
AUIPC	U	XX	XXX	X	[31:12] (up)	[31:12]
JAL	UJ	XX	XXX	X	[31:12] (up)	[20][10:1][11][19:12]
SB	S	00 (?)	000	X	[31:25][11:7]	[11:5][4:0]
SH	S	00 (?)	001	X	[31:25][11:7]	[11:5][4:0]
SW	S	00 (?)	010	X	[31:25][11:7]	[11:5][4:0]
LB	I	00 (?)	000	X	[31:20]	[11:0]
LH	I	00 (?)	001	X	[31:20]	[11:0]
LW	I	00 (?)	010	X	[31:20]	[11:0]
LBU	I	00 (?)	100	X	[31:20]	[11:0]
LHU	I	00 (?)	101	X	[31:20]	[11:0]
BEQ	SB	01	000	X	[31:25][11:7]	[12][10:5][4:1][11]
BNE	SB	01	001	X	[31:25][11:7]	[12][10:5][4:1][11]
BLT	SB	01	100	X	[31:25][11:7]	[12][10:5][4:1][11]
$_{\mathrm{BGE}}$	SB	01	101	X	[31:25][11:7]	[12][10:5][4:1][11]
BLTU	SB	01	110	X	[31:25][11:7]	[12][10:5][4:1][11]
BGEU	SB	01	111	X	[31:25][11:7]	[12][10:5][4:1][11]

```
9 // | SLTIU | I | 10 | 011 | X | [31:20] | [11:0]
10 // |
       XORT
                              | 100 | X |
                                             [31:20]
                 Т
                         10
                                                              | [11:0]
11 // |
       ORI
                I
                         10
                              | 110 | X |
                                             [31:20]
                                                              [11:0]
12 // |
       ANDI
                              | 111 |
                                      X I
                                             [31:20]
                         10
                                                              | [11:0]
13 //
        SLLI
              | I
                      Т
                         10
                              | 001 | X |
                                           [24:20] (no ext)
                                                             [4:0]
14 // |
                              | 101 | X |
                                           [24:20] (no ext)
                                                             [4:0]
       SRI.T
             I T
                     1
                         10
                                            [24:20] (no ext)
15 // |
       SRAT
                         10
                              | 101 | X |
                                                             I [4:0]
16 // | JALR
                         10
                              1 000 1
                                       X |
                                             [31:20]
                                                              [11:0]
18 // | LUI | U
                   1
                              | XXX | X |
                                           [31:12] (up)
                                                             [31:12]
                         ΧХ
19 // | AUIPC | U
                         ΧХ
                              | XXX | X |
                                           [31:12]
                                                     (up)
                                                              [31:12]
        - 1
20 // | JAL | UJ |
                         ХX
                              | XXX |
                                      X |
                                             [31:12]
                                                     (up)
     [20][10:1][11][19:12]
21 //
22 // | SB
             l s
                         00 (?) | 000 | X | [31:25][11:7]
                                                             | [11:5][4:0]
                         00 (?) | 001 | X |
                                           [31:25][11:7]
                                                             | [11:5][4:0]
                         00 (?) | 010 | X | [31:25][11:7]
                S
24 // | SW
                                                            [11:5][4:0]
25 //
26 // | LB
              | I
                         00 (?) | 000 | X | [31:20]
                                                             [11:0]
27 // |
       T.H
                T
                     1
                         00 (?) | 001 | X |
                                           [31:20]
                                                             [11:0]
28 // | LW
                         00 (?) | 010 | X |
                                            [31:20]
                                                             [11:0]
                T
29 // |
       I.BU
                T
                      1
                         00 (?) | 100 | X |
                                             [31:20]
                                                              [11:0]
30 // | LHU
                         00 (?) | 101 | X |
                                             [31:20]
                                                              [11:0]
31 //
32 // | BEQ
                 SB
                         01
                              | 000 | X |
                                            [31:25][11:7]
                                                             | [12][10:5][4:1][11]
33 // |
       BNE
                 SB
                         01
                              001
                                       ΧI
                                             [31:25][11:7]
                                                              | [12][10:5][4:1][11]
34 // | BLT
                 SB
                              | 100 |
                                       X I
                                             [31:25][11:7]
                                                              | [12][10:5][4:1][11]
35 // | BGE
                 SB
                         01
                              | 101 | X |
                                             [31:25][11:7]
                                                              | [12][10:5][4:1][11]
36 // | BLTU
                              | 110 | X | [31:25][11:7]
                                                              [12][10:5][4:1][11]
                 SB
                     1
                         01
37 // | BGEU
                             | 111 | X | [31:25][11:7]
                                                             | [12][10:5][4:1][11]
                 SB
                         0.1
39
40 module immediate_gen(
input [31:0] INSTRUCTION,
```

```
output reg [31:0] IMMEDIATE_OUT
42
 43
 44
      always@(*) begin
 45
 46
        case(INSTRUCTION[6:0])
                                       // LUI
          7'b0110111:
 47
 48
             begin
               IMMEDIATE_OUT[31:12] <= INSTRUCTION[31:21];</pre>
 49
50
               IMMEDIATE_OUT[11:0] <= 12'b0;</pre>
 51
52
          7'b0010111:
                                       // AUIPC
 53
54
             begin
               IMMEDIATE_OUT[31:12] <= INSTRUCTION[31:21];</pre>
 55
 56
               IMMEDIATE_OUT[11:0] <= 12'b0;</pre>
57
             end
 58
          7'b1101111:
                                      // JAL
59
60
             begin
               IMMEDIATE_OUT[31:20] <= {12{INSTRUCTION[31]}};</pre>
61
               IMMEDIATE_OUT[19:12] <= INSTRUCTION[19:12];</pre>
62
                                        <= INSTRUCTION[20];
 63
               IMMEDIATE_OUT[11]
               IMMEDIATE OUT[10:1] <= INSTRUCTION[30:21]:</pre>
64
               IMMEDIATE_OUT[0]
                                        <= 1'b0;
65
66
             end
67
          7'b1100111:
                                       // JALR
 68
69
             begin
               IMMEDIATE_OUT[31:12] <= {20{INSTRUCTION[31]}};</pre>
 70
 71
               IMMEDIATE_OUT[11:0] <= INSTRUCTION[31:20];</pre>
 72
 73
                                       // SLLI / SRLI / SRAI
 74
          7'b0010011:
 75
             begin
               if ((INSTRUCTION[14:12] == 001)|(INSTRUCTION[14:12] == 001)) begin
 76
 77
                  // SLLI / SRLI / SRAI
                  IMMEDIATE_OUT[31:5] <= 27'b0;</pre>
 78
 79
                 IMMEDIATE_OUT [4:0]
                                         <= INSTRUCTION[24:20];</pre>
 80
               end else begin
 81
 82
                  // Other I type
                 IMMEDIATE_OUT[31:12] <= {12{INSTRUCTION[31]}};</pre>
 83
                 IMMEDIATE_OUT[11:0] <= INSTRUCTION[31:20];</pre>
 84
 85
               end
             end
 86
 87
          7'b0100011: // Store
 88
 89
             begin
90
               IMMEDIATE_OUT[31:12] <= {20{INSTRUCTION[31]}};</pre>
               IMMEDIATE_OUT[11:5] <= INSTRUCTION[31:25];
IMMEDIATE_OUT[4:0] <= INSTRUCTION[11:7].</pre>
91
 92
               IMMEDIATE_OUT [4:0]
                                       <= INSTRUCTION[11:7];</pre>
93
             end
94
          7'b0000011: // Load
95
96
             begin
               IMMEDIATE_OUT[31:12] <= {20{INSTRUCTION[31]}};</pre>
97
               IMMEDIATE_OUT[11:0] <= INSTRUCTION[31:20];</pre>
98
99
100
          7'b1100011: // Branch
101
102
             begin
               IMMEDIATE_OUT[31:13] <= {19{INSTRUCTION[31]}};</pre>
103
               IMMEDIATE_OUT [12]
                                        <= INSTRUCTION[31];</pre>
104
               IMMEDIATE_OUT[11]
                                        <= INSTRUCTION[7];</pre>
               IMMEDIATE_OUT [10:5]
                                       <= INSTRUCTION[30:25];</pre>
106
                                        <= INSTRUCTION[11:8];
               IMMEDIATE_OUT [4:1]
107
               IMMEDIATE_OUT[0]
                                        <= 1'b0;
108
             \verb"end"
```

#### Integration into the processor

The completed modules were integrated into the processor. As the control unit is still under completion, this wasn't added. but the rest were added.

```
module processor_main(
      input CLK
3
    // Program counter
5
    wire [31:0] INS_ADDR, INS;
wire [31:0] INS_ADDR_IN;
6
    ProgramCounter pc(
      .instruct_address(INS_ADDR),
10
11
      .clk(CLK),
      .instruct_address_in(INS_ADDR_IN)
12
14
15
16
17
    // ---- Instruction memory ----
18
19
    InstructMem imem(
20
21
      .Pro_count(INS_ADDR),
22
      .inst_out(INS)
23
24
25
26
27
    // ---- Control signals ----
28
29
    wire CTRL_BRANCH, CTRL_MEMREAD, CTRL_MEMTOREG, CTRL_MEMWRITE, CTRL_ALUSRC, CTRL_REGWRITE;
30
    wire [1:0] CTRL_ALUOP;
31
32
33
    // Contol unit goes here //
34
    35
36
37
38
    // ---- Registry file ----
39
40
    wire [31:0] RS1_DATA, RS2_DATA, RD_DATA;
41
42
43
    Register_File regfile(
      .Read_reg01(INS[19:15]),
                                    // rs1 addr
44
45
       .Read_reg02(INS[24:20]),
                                   // rs2 addr
      .Write_reg(INS[11:7]),
                                  // rd addr
46
      .Write_data(RD_DATA),
                                 // data written to register
47
                                 // rs1 data
48
      .Read_data01(RS1_DATA),
                                   // rs2 data
      .Read_data02(RS2_DATA),
49
50
      .write_signal(CTRL_REGWRITE), // control regwrite
      .clk(CLK)
                              // clk
51
52
```

```
54
55
56
     // ---- Sign extension ----
57
     wire [31:0] IMM_EXT; // Sign extended / instruction correctly formatted immediate
59
60
61
     immediate_gen immgen(
       .INSTRUCTION(INS),
62
       .IMMEDIATE_OUT(IMM_EXT)
63
64
65
66
67
68
     // ---- ALU control ----
69
70
     wire [3:0] ALU_OPCMD;
71
     wire [2:0] ALU_BRANCHCMD;
72
73
74
     alu_ctrl aluctrl(
75
       .ALUOp(CTRL_ALUOP),
       .FUNC3(INS[14:12]),
76
       .FUNC7(INS[30]),
77
       .ALUCTRL(ALU_OPCMD),
78
       .BRANCHCONDITION (ALU_BRANCHCMD)
79
80
     );
81
82
83
84
     // ---- ALU ----
85
86
87
     wire [31:0] B_RS2_IMM, ALU_OUT;
     wire ALU_BRANCHFLAG;
88
89
     assign B_RS2_IMM = (CTRL_ALUSRC == 1'b0) ? RS2_DATA : IMM_EXT;
90
     alu alu(
91
92
       .A(RS1_DATA),
       .B(B_RS2_IMM),
93
94
       .CTRL(ALU_OPCMD),
       .BRANCHCONDITION (ALU_BRANCHCMD),
95
       .OUT(ALU_OUT),
96
97
       .BRANCHFLAG (ALU_BRANCHFLAG)
     );
98
99
100
101
102
     // ---- Data memory ----
103
104
     wire [31:0] DMEM_OUT;
105
106
     DataMem dmem(
107
108
       .clk(CLK),
       .write_en(CTRL_MEMWRITE),
109
       .read_en(CTRL_MEMREAD),
       .address(ALU_OUT),
                              // Address bus width is 32 bits
111
       .data_in(RS2_DATA),
                                // Data bus width is 32 bits
112
       .data_out(DMEM_OUT)
113
114
     assign RD_DATA = (CTRL_MEMTOREG == 1'b1) ? DMEM_OUT : ALU_OUT;
116
117
118
119
120
// ---- Address calculation ----
```

```
122
123
     wire [31:0] PC_ORDINARY, PC_BRANCH;
124
     cla32 add_0(.A(INS_ADDR), .B(32'd4), .CIN(1'b0), .OF(), .SUM(PC_ORDINARY), .BAND(),
125
       .BXOR());
126
     wire [31:0] IMM_EXT_SHIFTED;
127
     assign IMM_EXT_SHIFTED = IMM_EXT << 1'b1;</pre>
128
129
     cla32 add_1(.A(INS_ADDR), .B(IMM_EXT_SHIFTED), .CIN(1'b0), .OF(), .SUM(PC_BRANCH), .
130
      BAND(), .BXOR());
131
     assign INS_ADDR_IN = ((CTRL_BRANCH & ALU_BRANCHFLAG) == 1'bo) ? PC_ORDINARY : PC_BRANCH;
132
133
134 endmodule
```

## Members' Contribution

- Nawarathna D.M.G.B Refining control logic, program counter increment logic
- Senavirathne I.U.B. Control unit
- Silva M.K.Y.U.N ALU control, Immediate generation