EN3021 Group Project - Progress as of OCT10

210415N Navarathne D.M.G.B. 210594J Senevirathne I.U.B. 210609M Silva M.K.Y.U.N.

October 10, 2024

Current status: 30% Complete

Progress this week

We started the following parts of the project for the week OCT03 - OCT10:

- Started the hardware design in Verilog for the main modules of the processor. The following modules have been already completed.
 - ALU
 - Instruction memory, Data memory
 - Registry file
- Started designing the module integration of the processor

Data Memory

Figure 1: HDL design for Data memory




Figure 2: Testbench results for data memory

Here we have implemented the data memory such that it reads or writes the memory at the rising edge of the clock. Whether the address is being read or written is decided by the signals read_en and write_en.




Figure 3: RTL view of the data memory

Instruction Memory

```
21
    module InstructMem(
           input wire [6:0] Pro count,
                                                // Program Counter bus width is 32 bits, but only selected 7 bits here.
22
           output wire [31:0] inst_out
                                              // Instruction bus width is 32 bits
23
24
25
           reg [31:0] IM [127:0]; // Data memory with 128 locations
26
27
28
           assign inst_out = IM[Pro_count];
                                                     // Load instruction at the given address to the output
29
30
           initial begin
31
              // Preload some instructions into instruction memory
              IM(0] = 32'h00430820; // ADD R1, R2, R3

IM(1] = 32'h00851022; // SUB R4, R5, R6

IM(2] = 32'h3C071064; // LOAD R7, 100
32
33
34
35
              // ... More instructions can be loaded here
36
37
    endmodule
38
39
```

Figure 4: HDL design of the instruction memory

Here we have implemented the instruction memory in such that it can be read anytime without waiting for a clock input. For the testing purposes in this case we hard-coded the instructions into the HDL design.



Figure 5: HDL design of the instruction memory

Registry File

Here we implemented the registry file such that it reads the pointed registers at all times, and writes into the register only at the rising edge of the clock signal. For the single cycle processor we only implemented the 32 ISA registers.

```
module Register File (
// inputs
    input wire[4:0] Read reg01, // RS1 instruction value for reading register 01
    input wire[4:0] Read reg02, // RS2 instruction value for reading register 02
                                 // RD instruction value for writing register
    input wire[4:0] Write reg,
    input wire[31:0] Write_data, // 32 bit data to be written to register
//outputs
   output reg [31:0] Read data01,
   output reg [31:0] Read data02,
// control signals
    input wire write_signal ,
    input wire clk
   //input wire rst
  );
    // Declare 32 registers, each 8 bits wide
   reg [31:0] registers [31:0];
   integer i;
    // Read logic
   always @(*) begin
        Read data01 = registers[Read reg01];
       Read data02 = registers[Read reg02];
     // Write logic (triggered on clock edge)
    always @(posedge clk ) begin
        if (write_signal) begin
            // Write to the specified register
            registers[Write_reg] <= Write_data;
        end
    end
endmodule
```

Figure 6: HDL design of the registry file




Figure 7: RTL view of the registry file

ALU

Here we designed so that the ALU has following operations:

- Add
- Subtraction
- Left logical shift
- Right logical shift
- Right arithmetic shift
- Bitwise AND
- Bitwise XOR
- Bitwise OR
- Compare two signed integers
- Compare two unsigned integers

Figure 8: HDL design of the ALU

In this design we have used 675 logic elements, and no registers. For ADD, SUB and SLT, we have used a carry look ahead adder. For the AND and XOR operations, we have used the same XOR and AND gates used to calculate the carry generate and carry propagate.

Figure 9: HDL design for the CLA




Figure 10: ModelSim Simulation

Members' Contribution

- ALU Silva M.K.Y.U.N
- Instruction memory, Data memory Nawarathna D.M.G.B
- Registry file Senavirathne I.U.B.




Figure 11: Control signals sequencing