

# EN3021 Individual Project - Progress as of OCT17

210609M Silva M.K.Y.U.N.

October 17, 2024

**Current Status:** 70% complete

## Progress this week

Following parts of the project were done for the week OCT10 - OCT17:

- Implemented the Wallace tree design for multiplier
- Integrated multiplier into the floating point ALU

## Implementation of the multiplier

As shown in the following design, the layers were implemented. However the design was not tested out yet. With the new addition, the entire circuit (including the adder) takes up 2192 logic elements, and 408 registers.




Figure 1: Overall design

## Layer 1

The layer 1 contains 36 CLAs and 6 modified half CLAs. These adders are arranged similar to the Wallace tree method, and such that it ensures least number of adders required to do parallel addition.




Figure 2: Level 1 - Adding consequently shifted versions where A is shifted left each time, depending on the corresponding bit of B

```

1 module mul_11(
2     input  [23:0] A, B,
3     output [2:0]  OUT12,
4     output [4:0]  OUT34,
5     output [6:0]  OUT56,
6     output [8:0]  OUT78,
7     output [10:0] OUT910,
8     output [12:0] OUT1112,
9     output [14:0] OUT1314,
10    output [16:0] OUT1516,
11    output [18:0] OUT1718,
12    output [20:0] OUT1920,
13    output [22:0] OUT2122,
14    output [24:0] OUT2324
15 );
16
17 wire W1;
18 wire [1:0] W2;
19 wire [2:0] W3;
20 wire [3:0] W4;
21 wire [4:0] W5;
22 wire [5:0] W6;
23 wire [6:0] W7;
24 wire [7:0] W8;
25 wire [8:0] W9;
26 wire [9:0] W10;
27 wire [10:0] W11;

```

```

28 wire [11:0] W12;
29 wire [12:0] W13;
30 wire [13:0] W14;
31 wire [14:0] W15;
32 wire [15:0] W16;
33 wire [16:0] W17;
34 wire [17:0] W18;
35 wire [18:0] W19;
36 wire [19:0] W20;
37 wire [20:0] W21;
38 wire [21:0] W22;
39 wire [22:0] W23;
40 wire [23:0] W24;
41
42 assign W1  = (B[0]  == 1'b1) ? A[23]   : 1'b0;
43 assign W2  = (B[1]  == 1'b1) ? A[23:22] : 2'b0;
44 assign W3  = (B[2]  == 1'b1) ? A[23:21] : 3'b0;
45 assign W4  = (B[3]  == 1'b1) ? A[23:20] : 4'b0;
46 assign W5  = (B[4]  == 1'b1) ? A[23:19] : 5'b0;
47 assign W6  = (B[5]  == 1'b1) ? A[23:18] : 6'b0;
48 assign W7  = (B[6]  == 1'b1) ? A[23:17] : 7'b0;
49 assign W8  = (B[7]  == 1'b1) ? A[23:16] : 8'b0;
50 assign W9  = (B[8]  == 1'b1) ? A[23:15] : 9'b0;
51 assign W10 = (B[9]  == 1'b1) ? A[23:14] : 10'b0;
52 assign W11 = (B[10] == 1'b1) ? A[23:13] : 11'b0;
53 assign W12 = (B[11] == 1'b1) ? A[23:12] : 12'b0;
54 assign W13 = (B[12] == 1'b1) ? A[23:11] : 13'b0;
55 assign W14 = (B[13] == 1'b1) ? A[23:10] : 14'b0;
56 assign W15 = (B[14] == 1'b1) ? A[23:9]  : 15'b0;
57 assign W16 = (B[15] == 1'b1) ? A[23:8]  : 16'b0;
58 assign W17 = (B[16] == 1'b1) ? A[23:7]  : 17'b0;
59 assign W18 = (B[17] == 1'b1) ? A[23:6]  : 18'b0;
60 assign W19 = (B[18] == 1'b1) ? A[23:5]  : 19'b0;
61 assign W20 = (B[19] == 1'b1) ? A[23:4]  : 20'b0;
62 assign W21 = (B[20] == 1'b1) ? A[23:3]  : 21'b0;
63 assign W22 = (B[21] == 1'b1) ? A[23:2]  : 22'b0;
64 assign W23 = (B[22] == 1'b1) ? A[23:1]  : 23'b0;
65 assign W24 = (B[23] == 1'b1) ? A[23:0]  : 24'b0;
66
67 // line 1, 2
68 hcla l1_00(.A({1'b0,W1}), .B(W2), .CIN(1'b0), .COUT(OUT12[2]), .S(OUT12[1:0]));
69
70 // line 3, 4
71 cla l1_10(.A({1'b0,W3}), .B(W4), .CIN(1'b0), .COUT(OUT34[4]), .S(OUT34[3:0]));
72
73 // line 5, 6
74 wire CARRY56;
75 cla l1_20(.A(W5[3:0]), .B(W6[3:0]), .CIN(1'b0), .COUT(CARRY56), .S(OUT56[3:0]));
76 hcla l1_21(.A({1'b0,W5[4]}), .B(W6[5:4]), .CIN(CARRY56), .COUT(OUT56[6]), .S(OUT56[5:4]));
77
78 // line 7, 8
79 wire CARRY78;
80 cla l1_30(.A(W7[3:0]), .B(W8[3:0]), .CIN(1'b0), .COUT(CARRY78), .S(OUT78[3:0]));
81 cla l1_31(.A({1'b0,W7[6:4]}), .B(W8[7:4]), .CIN(CARRY78), .COUT(OUT78[8]), .S(OUT78[7:4])
);
82
83 // line 9, 10
84 wire CARRY910_0, CARRY910_1;
85 cla l1_40(.A(W9[3:0]), .B(W10[3:0]), .CIN(1'b0), .COUT(CARRY910_0), .S(OUT910[3:0]));
86 cla l1_41(.A(W9[7:4]), .B(W10[7:4]), .CIN(CARRY910_0), .COUT(CARRY910_1), .S(OUT910[7:4])
);
87 hcla l1_42(.A({1'b0,W9[8]}), .B(W10[9:8]), .CIN(CARRY910_1), .COUT(OUT910[10]), .S(OUT910
[9:8]));
88
89 // line 11, 12
90 wire CARRY1112_0, CARRY1112_1;
91 cla l1_50(.A(W11[3:0]), .B(W12[3:0]), .CIN(1'b0), .COUT(CARRY1112_0), .S(OUT1112[3:0]));

```

```

92  cla 11_51(.A(W11[7:4]), .B(W12[7:4]), .CIN(CARRY1112_0), .COUT(CARRY1112_1), .S(OUT1112
    [7:4]));
93  cla 11_52(.A({1'b0,W11[10:0]}), .B(W12[11:8]), .CIN(CARRY1112_1), .COUT(OUT1112[12]), .S(
    OUT1112[11:8]));
94
95  // line 13,14
96  wire CARRY1314_0, CARRY1314_1, CARRY1314_2;
97  cla 11_60(.A(W13[3:0]), .B(W14[3:0]), .CIN(1'b0), .COUT(CARRY1314_0), .S(OUT1314[3:0]));
98  cla 11_61(.A(W13[7:4]), .B(W14[7:4]), .CIN(CARRY1314_0), .COUT(CARRY1314_1), .S(OUT1314
    [7:4]));
99  cla 11_62(.A(W13[11:8]), .B(W14[11:8]), .CIN(CARRY1314_1), .COUT(CARRY1314_2), .S(OUT1314
    [11:8]));
100 hcla 11_63(.A({1'b0,W13[12]}), .B(W14[13:12]), .CIN(CARRY1314_2), .COUT(OUT1314[14]), .S(
    OUT1314[13:12]));
101
102 // line 15, 16
103 wire CARRY1516_0, CARRY1516_1, CARRY1516_2;
104 cla 11_70(.A(W15[3:0]), .B(W16[3:0]), .CIN(1'b0), .COUT(CARRY1516_0), .S(OUT1516[3:0]));
105 cla 11_71(.A(W15[7:4]), .B(W16[7:4]), .CIN(CARRY1516_0), .COUT(CARRY1516_1), .S(OUT1516
    [7:4]));
106 cla 11_72(.A(W15[11:8]), .B(W16[11:8]), .CIN(CARRY1516_1), .COUT(CARRY1516_2), .S(OUT1516
    [11:8]));
107 cla 11_73(.A({1'b0,W15[14:12]}), .B(W16[15:12]), .CIN(CARRY1516_2), .COUT(OUT1516[16]), .
    S(OUT1516[15:12]));
108
109 // line 17, 18
110 wire CARRY1718_0, CARRY1718_1, CARRY1718_2, CARRY1718_3;
111 cla 11_80(.A(W17[3:0]), .B(W18[3:0]), .CIN(1'b0), .COUT(CARRY1718_0), .S(OUT1718[3:0]));
112 cla 11_81(.A(W17[7:4]), .B(W18[7:4]), .CIN(CARRY1718_0), .COUT(CARRY1718_1), .S(OUT1718
    [7:4]));
113 cla 11_82(.A(W17[11:8]), .B(W18[11:8]), .CIN(CARRY1718_1), .COUT(CARRY1718_2), .S(OUT1718
    [11:8]));
114 cla 11_83(.A(W17[15:12]), .B(W18[15:12]), .CIN(CARRY1718_2), .COUT(CARRY1718_3), .S(
    OUT1718[15:12]));
115 hcla 11_84(.A({1'b0,W17[16]}), .B(W18[17:16]), .CIN(CARRY1718_3), .COUT(OUT1718[18]), .S(
    OUT1718[17:16]));
116
117 // line 19, 20
118 wire CARRY1920_0, CARRY1920_1, CARRY1920_2, CARRY1920_3;
119 cla 11_90(.A(W19[3:0]), .B(W20[3:0]), .CIN(1'b0), .COUT(CARRY1920_0), .S(OUT1920[3:0]));
120 cla 11_91(.A(W19[7:4]), .B(W20[7:4]), .CIN(CARRY1920_0), .COUT(CARRY1920_1), .S(OUT1920
    [7:4]));
121 cla 11_92(.A(W19[11:8]), .B(W20[11:8]), .CIN(CARRY1920_1), .COUT(CARRY1920_2), .S(OUT1920
    [11:8]));
122 cla 11_93(.A(W19[15:12]), .B(W20[15:12]), .CIN(CARRY1920_2), .COUT(CARRY1920_3), .S(
    OUT1920[15:12]));
123 cla 11_94(.A({1'b0,W19[18:16]}), .B(W20[19:16]), .CIN(CARRY1920_3), .COUT(OUT1920[20]), .
    S(OUT1920[19:16]));
124
125 // line 21, 22
126 wire CARRY2122_0, CARRY2122_1, CARRY2122_2, CARRY2122_3, CARRY2122_4;
127 cla 11_100(.A(W21[3:0]), .B(W22[3:0]), .CIN(1'b0), .COUT(CARRY2122_0), .S(OUT2122[3:0]));
128 cla 11_101(.A(W21[7:4]), .B(W22[7:4]), .CIN(CARRY2122_0), .COUT(CARRY2122_1), .S(OUT2122
    [7:4]));
129 cla 11_102(.A(W21[11:8]), .B(W22[11:8]), .CIN(CARRY2122_1), .COUT(CARRY2122_2), .S(
    OUT2122[11:8]));
130 cla 11_103(.A(W21[15:12]), .B(W22[15:12]), .CIN(CARRY2122_2), .COUT(CARRY2122_3), .S(
    OUT2122[15:12]));
131 cla 11_104(.A(W21[19:16]), .B(W22[19:16]), .CIN(CARRY2122_3), .COUT(CARRY2122_4), .S(
    OUT2122[19:16]));
132 hcla 11_105(.A({1'b0,W21[20]}), .B(W22[21:20]), .CIN(CARRY2122_4), .COUT(OUT2122[22]), .S(
    OUT2122[21:20]));
133
134 wire CARRY2324_0, CARRY2324_1, CARRY2324_2, CARRY2324_3, CARRY2324_4;
135 cla 11_110(.A(W23[3:0]), .B(W24[3:0]), .CIN(1'b0), .COUT(CARRY2324_0), .S(OUT2324[3:0]));
136 cla 11_111(.A(W23[7:4]), .B(W24[7:4]), .CIN(CARRY2324_0), .COUT(CARRY2324_1), .S(OUT2324
    [7:4]));

```

```

137 cla 11_112(.A(W23[11:8]), .B(W24[11:8]), .CIN(CARRY2324_1), .COUT(CARRY2324_2), .S(
    OUT2324[11:8]));
138 cla 11_113(.A(W23[15:12]), .B(W24[15:12]), .CIN(CARRY2324_2), .COUT(CARRY2324_3), .S(
    OUT2324[15:12]));
139 cla 11_114(.A(W23[19:16]), .B(W24[19:16]), .CIN(CARRY2324_3), .COUT(CARRY2324_4), .S(
    OUT2324[19:16]));
140 cla 11_115(.A({1'b0,W23[22:20]}), .B(W24[23:20]), .CIN(CARRY2324_4), .COUT(OUT2324[24]),
    .S(OUT2324[23:20]));
141 endmodule

```

## Layer 2

In layer 2 there are 21 CLAs and 5 half adders. This is implemented to add the results of layer 1.




Figure 3: Level 2 - Adding consequently shifted versions of level 1 results

```

1 module mul_12(
2     input  [2:0] W12,
3     input  [4:0] W34,
4     input  [6:0] W56,
5     input  [8:0] W78,
6     input  [10:0] W910,
7     input  [12:0] W1112,
8     input  [14:0] W1314,
9     input  [16:0] W1516,
10    input  [18:0] W1718,
11    input  [20:0] W1920,
12    input  [22:0] W2122,
13    input  [24:0] W2324,
14    output [5:0] OUT1234,
15    output [9:0] OUT5678,
16    output [13:0] OUT9101112,
17    output [17:0] OUT13141516,
18    output [21:0] OUT17181920,
19    output [24:0] OUT21222324
20 );
21
22 // line 12, 34
23 wire CARRY1234_0;
24 cla 12_00(.A({1'b0,W12}), .B(W34[3:0]), .CIN(1'b0), .COUT(CARRY1234_0), .S(OUT1234[3:0]));
25 ha 12_01(.A(W34[4]), .B(CARRY1234_0), .COUT(OUT1234[5]), .SUM(OUT1234[4]));
26
27 // line 56, 78
28 wire CARRY5678_0, CARRY5678_1;
29 cla 12_10(.A(W56[3:0]), .B(W78[3:0]), .CIN(1'b0), .COUT(CARRY5678_0), .S(OUT5678[3:0]));

```

```

30 cla 12_11(.A({1'b0,W56[6:4]}), .B(W78[7:4]), .CIN(CARRY5678_0), .COUT(CARRY5678_1), .S(
    OUT5678[7:4]));
31 ha 12_12(.A(W78[8]), .B(CARRY5678_1), .COUT(OUT5678[9]), .SUM(OUT5678[8]));
32
33 // line 910, 1112
34 wire CARRY9101112_0, CARRY9101112_1, CARRY9101112_2;
35 cla 12_20(.A(W910[3:0]), .B(W1112[3:0]), .CIN(1'b0), .COUT(CARRY9101112_0), .S(OUT9101112
    [3:0]));
36 cla 12_21(.A(W910[7:4]), .B(W1112[7:4]), .CIN(CARRY9101112_0), .COUT(CARRY9101112_1), .S(
    OUT9101112[7:4]));
37 cla 12_22(.A({1'b0,W910[10:8]}), .B(W1112[11:8]), .CIN(CARRY9101112_1), .COUT(
    CARRY9101112_2), .S(OUT9101112[11:8]));
38 ha 12_23(.A(W1112[12]), .B(CARRY9101112_2), .COUT(OUT9101112[13]), .SUM(OUT9101112[12]));
39
40 // LINE 1314, 1516
41 wire CARRY13141516_0, CARRY13141516_1, CARRY13141516_2, CARRY13141516_3;
42 cla 12_30(.A(W1314[3:0]), .B(W1516[3:0]), .CIN(1'b0), .COUT(CARRY13141516_0), .S(
    OUT13141516[3:0]));
43 cla 12_31(.A(W1314[7:4]), .B(W1516[7:4]), .CIN(CARRY13141516_0), .COUT(CARRY13141516_1), .
    S(OUT13141516[7:4]));
44 cla 12_32(.A(W1314[11:8]), .B(W1516[11:8]), .CIN(CARRY13141516_1), .COUT(CARRY13141516_2),
    .S(OUT13141516[11:8]));
45 cla 12_33(.A({1'b0,W1314[14:12]}), .B(W1516[15:12]), .CIN(CARRY13141516_2), .COUT(
    CARRY13141516_3), .S(OUT13141516[15:12]));
46 ha 12_34(.A(W1516[16]), .B(CARRY13141516_3), .COUT(OUT13141516[17]), .SUM(OUT13141516
    [16]));
47
48 // line 1718, 1920
49 wire CARRY17181920_0, CARRY17181920_1, CARRY17181920_2, CARRY17181920_3, CARRY17181920_4;
50 cla 12_40(.A(W1718[3:0]), .B(W1920[3:0]), .CIN(1'b0), .COUT(CARRY17181920_0), .S(
    OUT17181920[3:0]));
51 cla 12_41(.A(W1718[7:4]), .B(W1920[7:4]), .CIN(CARRY17181920_0), .COUT(CARRY17181920_1), .
    S(OUT17181920[7:4]));
52 cla 12_42(.A(W1718[11:8]), .B(W1920[11:8]), .CIN(CARRY17181920_1), .COUT(CARRY17181920_2),
    .S(OUT17181920[11:8]));
53 cla 12_43(.A(W1718[15:12]), .B(W1920[15:12]), .CIN(CARRY17181920_2), .COUT(CARRY17181920_3
    ), .S(OUT17181920[15:12]));
54 cla 12_44(.A({1'b0,W1718[18:16]}), .B(W1920[19:16]), .CIN(CARRY17181920_3), .COUT(
    CARRY17181920_4), .S(OUT17181920[19:16]));
55 ha 12_45(.A(W1920[20]), .B(CARRY17181920_4), .COUT(OUT17181920[21]), .SUM(OUT17181920
    [20]));
56
57 // line 2122, 2324
58 wire CARRY21222324_0, CARRY21222324_1, CARRY21222324_2, CARRY21222324_3, CARRY21222324_4,
    CARRY21222324_5;
59 cla 12_50(.A(W2122[3:0]), .B(W2324[3:0]), .CIN(1'b0), .COUT(CARRY21222324_0), .S(
    OUT21222324[3:0]));
60 cla 12_51(.A(W2122[7:4]), .B(W2324[7:4]), .CIN(CARRY21222324_0), .COUT(CARRY21222324_1), .
    S(OUT21222324[7:4]));
61 cla 12_52(.A(W2122[11:8]), .B(W2324[11:8]), .CIN(CARRY21222324_1), .COUT(CARRY21222324_2),
    .S(OUT21222324[11:8]));
62 cla 12_53(.A(W2122[15:12]), .B(W2324[15:12]), .CIN(CARRY21222324_2), .COUT(CARRY21222324_3
    ), .S(OUT21222324[15:12]));
63 cla 12_54(.A(W2122[19:16]), .B(W2324[19:16]), .CIN(CARRY21222324_3), .COUT(CARRY21222324_4
    ), .S(OUT21222324[19:16]));
64 cla 12_55(.A({1'b0,W2122[22:20]}), .B(W2324[23:20]), .CIN(CARRY21222324_4), .COUT(
    CARRY21222324_5), .S(OUT21222324[23:20]));
65 ha 12_56(.A(W2324[24]), .B(CARRY21222324_5), .COUT(), .SUM(OUT21222324[24]));
66 endmodule

```

### Layer 3

In layer 3 there are 12 CLAs and 2 modified half CLAs. This is implemented to add the results of layer 2.




Figure 4: Level 3 - Adding consequently shifted versions of level 2 results

```

1 module mul_13(
2     input    [5:0]  W1234,
3     input    [9:0]  W5678,
4     input    [13:0] W9101112,
5     input    [17:0] W13141516,
6     input    [21:0] W17181920,
7     input    [24:0] W21222324,
8     output   [10:0] OUT12345678,
9     output   [18:0] OUT910111213141516,
10    output   [24:0] OUT1718192021222324
11 );
12
13 // LINE 1234, 5678
14 wire CARRY12345678_0, CARRY12345678_1;
15 cla 13_00(.A(W1234[3:0]), .B(W5678[3:0]), .CIN(1'b0), .COUT(CARRY12345678_0), .S(
16     OUT12345678[3:0]));
17 cla 13_01(.A({2'b0,W1234[5:4]}), .B(W5678[7:4]), .CIN(CARRY12345678_0), .COUT(
18     CARRY12345678_1), .S(OUT12345678[7:4]));
19 tcla 13_02(.A(W5678[9:8]), .CIN(CARRY12345678_1), .COUT(OUT12345678[10]), .S(OUT12345678
20     [9:8]));
21
22 // line 9101112, 13141516
23 wire CARRY910111213141516_0, CARRY910111213141516_1, CARRY910111213141516_2,
24     CARRY910111213141516_3;
25 cla 13_10(.A(W9101112[3:0]), .B(W13141516[3:0]), .CIN(1'b0), .COUT(CARRY910111213141516_0
26     ), .S(OUT910111213141516[3:0]));
27 cla 13_11(.A(W9101112[7:4]), .B(W13141516[7:4]), .CIN(CARRY910111213141516_0), .COUT(
28     CARRY910111213141516_1), .S(OUT910111213141516[7:4]));
29 cla 13_12(.A(W9101112[11:8]), .B(W13141516[11:8]), .CIN(CARRY910111213141516_1), .COUT(
30     CARRY910111213141516_2), .S(OUT910111213141516[11:8]));
31 cla 13_13(.A({2'b0,W9101112[13:12]}), .B(W13141516[15:12]), .CIN(CARRY910111213141516_2),
32     .COUT(CARRY910111213141516_3), .S(OUT910111213141516[15:12]));
33 tcla 13_14(.A(W13141516[17:16]), .CIN(CARRY910111213141516_3), .COUT(OUT910111213141516
34     [18]), .S(OUT910111213141516[17:16]));
35
36 // line 17181920, 21222324
37 wire CARRY1718192021222324_0, CARRY1718192021222324_1, CARRY1718192021222324_2,
38     CARRY1718192021222324_3, CARRY1718192021222324_4, CARRY1718192021222324_5;
39 cla 13_20(.A(W17181920[3:0]), .B(W21222324[3:0]), .CIN(1'b0), .COUT(
40     CARRY1718192021222324_0), .S(OUT1718192021222324[3:0]));
41 cla 13_21(.A(W17181920[7:4]), .B(W21222324[7:4]), .CIN(CARRY1718192021222324_0), .COUT(
42     CARRY1718192021222324_1), .S(OUT1718192021222324[7:4]));
43 cla 13_22(.A(W17181920[11:8]), .B(W21222324[11:8]), .CIN(CARRY1718192021222324_1), .COUT(
44     CARRY1718192021222324_2), .S(OUT1718192021222324[11:8]));
45 cla 13_23(.A(W17181920[15:12]), .B(W21222324[15:12]), .CIN(CARRY1718192021222324_2), .COUT(
46     CARRY1718192021222324_3), .S(OUT1718192021222324[15:12]));
47 cla 13_24(.A(W17181920[19:16]), .B(W21222324[19:16]), .CIN(CARRY1718192021222324_3), .COUT(
48     CARRY1718192021222324_4), .S(OUT1718192021222324[19:16]));

```



```

34 cla 13_25(.A({2'b0,W17181920[21:20]}), .B(W21222324[23:20]), .CIN(CARRY1718192021222324_4)
    , .COUT(CARRY1718192021222324_5), .S(OUT1718192021222324[23:20]));
35 ha 13_26(.A(W21222324[24]), .B(CARRY1718192021222324_5), .COUT(), .SUM(
    OUT1718192021222324[24]));
36
37 endmodule

```

## Layer4

In layer 4 there are 3 CLAs and 2 modified half CLAs. This is implemented to add the results of layer 3. Here however there's 3 results from layer 3, one of these results is passed straight through to layer 5 to be added with the result of the addition of the other two results.




Figure 5: Level 4 and level 5

```

1 module mul_14(
2     input  [10:0] W12345678,
3     input  [18:0] W910111213141516,
4     input  [24:0] W1718192021222324,
5     output [19:0] OUT12345678910111213141516,
6     output [24:0] OUT1718192021222324
7 );
8
9 // line 17181920, 21222324
10 wire CARRY12345678910111213141516_0, CARRY12345678910111213141516_1,
    CARRY12345678910111213141516_2, CARRY12345678910111213141516_3;
11 cla 14_00(.A(W12345678[3:0]), .B(W910111213141516[3:0]), .CIN(1'b0), .COUT(
    CARRY12345678910111213141516_0), .S(OUT12345678910111213141516[3:0]));
12 cla 14_01(.A(W12345678[7:4]), .B(W910111213141516[7:4]), .CIN(
    CARRY12345678910111213141516_0), .COUT(CARRY12345678910111213141516_1), .S(
    OUT12345678910111213141516[7:4]));
13 cla 14_02(.A({1'b0,W12345678[10:8]}), .B(W910111213141516[11:8]), .CIN(
    CARRY12345678910111213141516_1), .COUT(CARRY12345678910111213141516_2), .S(
    OUT12345678910111213141516[11:8]));
14 ocla 14_03(.A(W910111213141516[15:12]), .CIN(CARRY12345678910111213141516_2), .COUT(
    CARRY12345678910111213141516_3), .S(OUT12345678910111213141516[15:12]));
15 ocla 14_04(.A({1'b0,W910111213141516[18:16]}), .CIN(CARRY12345678910111213141516_3), .COUT(
    ), .S(OUT12345678910111213141516[19:16]));
16
17 assign OUT1718192021222324 = W1718192021222324;
18
19 endmodule

```

## Layer 5

In layer 5 there are 5 CLAs, 1 modified half CLA, and an half adder. This is implemented to add the results of layer 4.



```

1 module mul_15(
2     input  [19:0] W12345678910111213141516,
3     input  [24:0] W1718192021222324,
4     output [24:0] OUT
5 );
6
7 // line 17181920, 21222324
8 wire CARRY_0, CARRY_1, CARRY_2, CARRY_3, CARRY_4, CARRY_5;
9 cla 15_00(.A(W12345678910111213141516[3:0]), .B(W1718192021222324[3:0]), .CIN(1'b0), .
    COUT(CARRY_0), .S(OUT[3:0]));
10 cla 15_01(.A(W12345678910111213141516[7:4]), .B(W1718192021222324[7:4]), .CIN(CARRY_0), .
    COUT(CARRY_1), .S(OUT[7:4]));
11 cla 15_02(.A(W12345678910111213141516[11:8]), .B(W1718192021222324[11:8]), .CIN(CARRY_1), .
    COUT(CARRY_2), .S(OUT[11:8]));
12 cla 15_03(.A(W12345678910111213141516[15:12]), .B(W1718192021222324[15:12]), .CIN(CARRY_2
    ), .COUT(CARRY_3), .S(OUT[15:12]));
13 cla 15_04(.A(W12345678910111213141516[19:16]), .B(W1718192021222324[19:16]), .CIN(CARRY_3
    ), .COUT(CARRY_4), .S(OUT[19:16]));
14 ocla 15_05(.A(W1718192021222324[23:20]), .CIN(CARRY_4), .COUT(CARRY_5), .S(OUT[23:20]));
15 ha 15_06(.A(W1718192021222324[24]), .B(CARRY_5), .COUT(), .SUM(OUT[24]));
16 endmodule

```

## Integration into Floating point ALU

For tasks such as exponent calculation and normalisation, the existing modules of the adder pipeline have been used.

```

1 // IEEE754 Format
2 //
3 // +-----+-----+-----+
4 // | 31 | [30:23] | [22:0] |
5 // | Sign | Exponent | Mantissa |
6 // +-----+-----+-----+
7
8
9 module alu(
10     input  FPUCLK,
11     input  [31:0] A, B,
12     input  [2:0] CTRL,
13     output reg [31:0] OUT
14 );
15
16
17 // Pipeline registers
18 reg [23:0] APP0, APP1, BPPO, BPP1, RESM; // Pipeline registers for number and cmd
19 reg [31:0] OUT0;
20 reg ASIGN0, ASIGN1, BSIGN0, BSIGN1, SIGN, OF0;
21 reg [2:0] CTRL1, CTRL2, CTRL3;
22 reg [7:0] EXPONENT;
23
24
25 // For exponents
26 reg EXPCIN; // Add or subtract the exponents
27 wire [7:0] EXPCAL_w; // Result of exponents (for pipeline stage1)
28 wire COUT_EX;
29 reg [7:0] EXPCARRY0, EXPCARRY1; // Exp of greater to be carried
30 reg EXPZFLAG0, EXPZFLAG1, EXPZFLAG2;
31
32 cla claexp_0(.A(A[26:23]), .B(B[26:23]~{4{EXPCIN}}), .CIN(EXPCIN), .COUT(COUT_EX), .S(
    EXPCAL_w[3:0]));
33 cla claexp_1(.A(A[30:27]), .B(B[30:27]~{4{EXPCIN}}), .CIN(COUT_EX), .COUT(), .S(
    EXPCAL_w[7:4]));
34
35
36
37 reg [7:0] EXPCAL0;

```

```

38
39 // For shifter
40 reg [23:0] TBSHIFTED;
41 wire [23:0] SHIFTOUT_w;
42
43 shifter shift_0(.IN(TBSHIFTED), .BY(EXPCALO), .OUT(SHIFTOUT_w));
44
45 // For operations
46 reg [23:0] A_ALUIN, B_ALUIN;
47 wire [23:0] ALUOUT;
48 reg ALUCIN;
49 wire OVERFLOW;
50
51 cla_add cla_add0(
52     .A(A_ALUIN),
53     .B(B_ALUIN),
54     .CIN(ALUCIN),
55     .OUT(ALUOUT),
56     .OF(OVERFLOW)
57 );
58
59 // For sign resolution
60 wire [23:0] TWOSOUT;
61
62 twoscomp twosconv0(
63     .B(ALUOUT),
64     .OUT(TWOSOUT)
65 );
66
67 // Normalising
68 wire [22:0] NORMOUT;
69 wire NORMFLAG, NORMZERO;
70 wire [7:0] NORM_SHIFT;
71
72 normal normalize0(
73     .IN(RESM),
74     .INOF(OFO),
75     .OUT(NORMOUT),
76     .COUNT(NORM_SHIFT),
77     .ZEROFLAG(NORMZERO)
78 );
79
80 // Signres
81 wire COUT_SRES;
82 wire [7:0] EXPSRES;
83
84 cla clasresexp_0(.A(EXPCARRY1[3:0]), .B(NORM_SHIFT[3:0]), .CIN(1'b0), .COUT(
85     COUT_SRES), .S(EXPSRES[3:0]));
86
87 cla clasresexp_1(.A(EXPCARRY1[7:4]), .B(NORM_SHIFT[7:4]), .CIN(COUT_SRES), .COUT(),
88     .S(EXPSRES[7:4]));
89
90 // multipliers
91 // LAYER 1
92 wire [2:0] WML1_12;
93 wire [4:0] WML1_34;
94 wire [6:0] WML1_56;
95 wire [8:0] WML1_78;
96 wire [10:0] WML1_910;
97 wire [12:0] WML1_1112;
98 wire [14:0] WML1_1314;
99 wire [16:0] WML1_1516;
100 wire [18:0] WML1_1718;
101 wire [20:0] WML1_1920;
102 wire [22:0] WML1_2122;
103 wire [24:0] WML1_2324;
104
105 reg [2:0] RML1_12;

```

```

104 reg [4:0] RML1_34;
105 reg [6:0] RML1_56;
106 reg [8:0] RML1_78;
107 reg [10:0] RML1_910;
108 reg [12:0] RML1_1112;
109 reg [14:0] RML1_1314;
110 reg [16:0] RML1_1516;
111 reg [18:0] RML1_1718;
112 reg [20:0] RML1_1920;
113 reg [22:0] RML1_2122;
114 reg [24:0] RML1_2324;
115
116 mul_11 11(.A(APP0), .B(BPP0), .OUT12(WML1_12), .OUT34(WML1_34), .OUT56(WML1_56), .OUT78(
    WML1_78), .OUT910(WML1_910), .OUT1112(WML1_1112),
117 .OUT1314(WML1_1314), .OUT1516(WML1_1516), .OUT1718(WML1_1718), .OUT1920(WML1_1920),
    .OUT2122(WML1_2122), .OUT2324(WML1_2324));
118
119 wire [5:0] WML2_1234;
120 wire [9:0] WML2_5678;
121 wire [13:0] WML2_9101112;
122 wire [17:0] WML2_13141516;
123 wire [21:0] WML2_17181920;
124 wire [24:0] WML2_21222324;
125
126 mul_12 12(.W12(RML1_12), .W34(RML1_34), .W56(RML1_56), .W78(RML1_78), .W910(RML1_910), .
    W1112(RML1_1112), .W1314(RML1_1314), .W1516(RML1_1516),
127 .W1718(RML1_1718), .W1920(RML1_1920), .W2122(RML1_2122), .W2324(RML1_2324), .
    OUT1234(WML2_1234), .OUT5678(WML2_5678),
128 .OUT9101112(WML2_9101112), .OUT13141516(WML2_13141516), .OUT17181920(WML2_17181920)
    , .OUT21222324(WML2_21222324));
129
130 wire [10:0] WML3_12345678;
131 wire [18:0] WML3_910111213141516;
132 wire [24:0] WML3_1718192021222324;
133
134 reg [10:0] RML3_12345678;
135 reg [18:0] RML3_910111213141516;
136 reg [24:0] RML3_1718192021222324;
137
138 mul_13 13(.W1234(WML2_1234), .W5678(WML2_5678), .W9101112(WML2_9101112), .W13141516(
    WML2_13141516), .W17181920(WML2_17181920),
139 .W21222324(WML2_21222324), .OUT12345678(WML3_12345678), .OUT910111213141516(
    WML3_910111213141516),
140 .OUT1718192021222324(WML3_1718192021222324));
141
142 wire [19:0] WML4_12345678910111213141516;
143 wire [24:0] WML4_1718192021222324;
144
145 mul_14 14(.W12345678(RML3_12345678), .W910111213141516(RML3_910111213141516), .
    W1718192021222324(RML3_1718192021222324),
146 .OUT12345678910111213141516(WML4_12345678910111213141516), .OUT1718192021222324(
    WML4_1718192021222324));
147
148 wire [24:0] WML5_OUT;
149
150 mul_15 15(.W12345678910111213141516(WML4_12345678910111213141516), .W1718192021222324(
    WML4_1718192021222324), .OUT(WML5_OUT));
151
152 // codes
153 parameter ADD = 3'b000, SUB = 3'b001, MUL = 3'b010;
154
155
156
157 // Combinational parts of each stage
158
159 always@(*) begin
160 // -----
161 // Stage 1 : Exponent calculation

```

```

162 // -----
163 if (CTRL == ADD | CTRL == SUB) begin
164     EXPCIN <= 1'b1;
165 end else begin // for MUL
166     EXPCIN <= 1'b0;
167 end
168
169 // -----
170 // Stage 2 : Shifting
171 // -----
172 if (CTRL1 == ADD | CTRL1 == SUB) begin
173     // Deciding which to be shifted
174     if (EXPCAL0[7] == 1'b0) begin // exp(A) > exp(B), shift B to right
175         TBSHIFTED <= BPP0;
176     end else begin // exp(B) > exp(A), shift A to right
177         TBSHIFTED <= APP0;
178     end
179 end else begin
180     TBSHIFTED <= 24'bX;
181 end
182
183
184 // -----
185 // Stage 3 : Operation
186 // -----
187 if (CTRL2 == ADD) begin
188     if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b1)))
189     begin // if signs are the same
190         A_ALUIN <= APP1;
191         B_ALUIN <= BPP1;
192         ALUCIN <= 1'b0;
193     end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) begin
194         A_ALUIN <= APP1; // (+A) + (-B) = (A-B)
195         B_ALUIN <= BPP1;
196         ALUCIN <= 1'b1;
197     end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
198         A_ALUIN <= BPP1; // Flipping (-A) + (+B) = (B-A)
199         B_ALUIN <= APP1;
200         ALUCIN <= 1'b1;
201     end else begin
202         A_ALUIN <= 24'bX;
203         B_ALUIN <= 24'bX;
204         ALUCIN <= 1'bX;
205     end
206 end else if (CTRL2 == SUB) begin
207     if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)))
208     begin // if signs are different
209         A_ALUIN <= APP1;
210         B_ALUIN <= BPP1;
211         ALUCIN <= 1'b0;
212     end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) begin
213         A_ALUIN <= APP1; // (+A) - (+B) = (A-B)
214         B_ALUIN <= BPP1;
215         ALUCIN <= 1'b1;
216     end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
217         A_ALUIN <= BPP1; // Flipping (-A) - (-B) = (B-A)
218         B_ALUIN <= APP1;
219         ALUCIN <= 1'b1;
220     end else begin
221         A_ALUIN <= 24'bX;
222         B_ALUIN <= 24'bX;
223         ALUCIN <= 1'bX;
224     end
225 end else begin
226     A_ALUIN <= 24'bX;
227     B_ALUIN <= 24'bX;
228     ALUCIN <= 1'bX;
229 end

```

```

228
229 // -----
230 // Stage 4 : Sign resolution
231 // -----
232 if ((CTRL3 == ADD)|(CTRL3 == SUB)) begin
233     if ((EXPZFLAG2 == 1'b1) & (NORMZERO == 1'b1)) begin
234         EXPONENT <= 8'b0;
235     end else begin
236         EXPONENT <= EXPSRES;
237     end
238 end else begin
239     EXPONENT <= EXPSRES; // TO BE CHANGED!!!
240 end
241 end
242
243
244 // Let ADD be 3'b000
245 always@(posedge FPUCLK) begin
246     // -----
247     // Stage 1 : Exponent calculation
248     // -----
249
250     if (CTRL == ADD | CTRL == SUB | CTRL == MUL) begin
251         APP0 <= {1'b1,A[22:0]};
252         BPP0 <= {1'b1,B[22:0]};
253         ASIGN0 <= A[31];
254         BSIGN0 <= B[31];
255
256         EXPCALO <= EXPCAL_w;
257         CTRL1 <= CTRL;
258     end
259
260     if (EXPCAL_w == 8'b0) begin
261         EXPZFLAG0 <= 1'b1;
262     end else begin
263         EXPZFLAG0 <= 1'b0;
264     end
265
266
267     // -----
268     // Stage 2 : Shifting
269     // -----
270     if (CTRL1 == ADD | CTRL1 == SUB) begin
271         EXPZFLAG1 <= EXPZFLAG0;
272         CTRL2 <= CTRL1;
273         ASIGN1 <= ASIGN0;
274         BSIGN1 <= BSIGN0;
275
276         // Deciding which to be shifted
277         if (EXPCALO[7] == 1'b0) begin // exp(A) > exp(B), shift B to right
278             APP1 <= APP0;
279             BPP1 <= SHIFTOUT_w;
280             EXPCARRY0 <= A[30:23];
281         end else begin // exp(B) > exp(A), shift A to right
282             APP1 <= SHIFTOUT_w;
283             BPP1 <= BPP0;
284             EXPCARRY0 <= B[30:23];
285         end
286     end else if (CTRL1 == MUL) begin
287         CTRL2 <= CTRL1;
288         ASIGN1 <= ASIGN0;
289         BSIGN1 <= BSIGN0;
290         EXPCARRY0 <= EXPCALO;
291
292         RML1_12 <= WML1_12;
293         RML1_34 <= WML1_34;
294         RML1_56 <= WML1_56;
295         RML1_78 <= WML1_78;

```

```

296     RML1_910    <= WML1_910;
297     RML1_1112   <= WML1_1112;
298     RML1_1314   <= WML1_1314;
299     RML1_1516   <= WML1_1516;
300     RML1_1718   <= WML1_1718;
301     RML1_1920   <= WML1_1920;
302     RML1_2122   <= WML1_2122;
303     RML1_2324   <= WML1_2324;
304     end
305
306
307     // -----
308     // Stage 3 : Operation
309     // -----
310     if (CTRL2 == ADD) begin
311         EXPZFLAG2 <= EXPZFLAG1;
312         CTRL3 <= CTRL2;
313
314         if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b1)))
315         begin // if signs are the same
316             RESM <= ALUOUT;
317             OF0 <= OVERFLOW;
318             EXPCARRY1 <= EXPCARRY0;
319             SIGN <= ASIGN1;
320
321         end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) begin
322             if (OVERFLOW == 1'b0) begin
323                 RESM <= TWOSOUT;
324             end else begin
325                 RESM <= ALUOUT;
326             end
327
328             OF0 <= 1'b0;
329             EXPCARRY1 <= EXPCARRY0;
330             SIGN <= ~OVERFLOW;
331
332         end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
333             if (OVERFLOW == 1'b0) begin
334                 RESM <= TWOSOUT;
335             end else begin
336                 RESM <= ALUOUT;
337             end
338
339             OF0 <= 1'b0;
340             EXPCARRY1 <= EXPCARRY0;
341             SIGN <= ~OVERFLOW;
342         end
343     end
344
345     end else if (CTRL2 == SUB) begin
346         CTRL3 <= CTRL2;
347         EXPZFLAG2 <= EXPZFLAG1;
348
349         if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)))
350         begin // if signs are different
351             RESM <= ALUOUT;
352             OF0 <= OVERFLOW;
353             EXPCARRY1 <= EXPCARRY0;
354             SIGN <= ASIGN1;
355
356         end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) begin
357             if (OVERFLOW == 1'b0) begin
358                 RESM <= TWOSOUT;
359             end else begin
360                 RESM <= ALUOUT;
361             end

```

```

362     OF0 <= 1'b0;
363     EXPCARRY1 <= EXPCARRY0;
364     SIGN <= ~OVERFLOW;
365
366     end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
367         if (OVERFLOW == 1'b0) begin
368             RESM <= TWOSOUT;
369         end else begin
370             RESM <= ALUOUT;
371         end
372
373         OF0 <= 1'b0;
374         EXPCARRY1 <= EXPCARRY0;
375         SIGN <= ~OVERFLOW;
376     end
377 end else if (CTRL == MUL) begin
378     CTRL3 <= CTRL2;
379     EXPCARRY1 <= EXPCARRY0;
380     SIGN <= ASIGN1 ^ BSIGN1;
381
382     RML3_12345678 <= WML3_12345678;
383     RML3_910111213141516 <= WML3_910111213141516;
384     RML3_1718192021222324 <= WML3_1718192021222324;
385 end
386
387
388 // -----
389 // Stage 4 : Sign resolution
390 // -----
391 if ((CTRL3 == ADD)|(CTRL3 == SUB)) begin
392     OUT <= {SIGN, EXPONENT, NORMOUT};
393 end else if (CTRL == MUL) begin
394     if (WML5_OUT[24] == 1'b0) begin
395         OUT <= {SIGN, EXPCARRY1, WML5_OUT[22:0]};
396     end else begin
397         OUT <= {SIGN, EXPCARRY1, WML5_OUT[23:1]};
398     end
399 end
400 end
401 endmodule

```