EN3021 Individual Project - Progress as of OCT17

210609M Silva M.K.Y.U.N.

October 17, 2024

Current Status: 70% complete

Progress this week

Following parts of the project were done for the week OCT10 - OCT17:

- Implemented the Wallace tree design for multiplier
- Integrated multiplier into the floating point ALU

Implementation of the multiplier

As shown in the following design, the layers were implemented. However the design was not tested out yet. With the new addition, the entire circuit (including the adder) takes up 2192 logic elements, and 408 registers.




Figure 1: Overall design

Layer 1

The layer 1 contains 36 CLAs and 6 modified half CLAs. These adders are arranged similar to the Wallace tree method, and such that it ensures least number of adders required to do parallel addition.




Figure 2: Level 1 - Adding consequently shifted versions where A is shifted left each time, depending on the corresponding bit of B

```
module mul_l1(
       input
               [23:0]
                      А, В,
       output
               [2:0]
                       OUT12,
       output
               [4:0]
                       OUT34,
       output
               [6:0]
                       OUT56,
       output [8:0]
                       OUT78,
                       OUT910,
       output
               [10:0]
               [12:0]
       output
               [14:0]
                       OUT1314,
       output [16:0]
                       OUT1516,
10
11
       output [18:0]
                       OUT1718,
12
       output [20:0]
                       OUT1920,
13
       output
               [22:0]
                       OUT2122,
       output [24:0] OUT2324
14
15
     );
16
     wire W1;
17
           [1:0]
18
     wire
                 W2;
           [2:0]
                 W3;
19
20
           [3:0]
21
           [4:0]
                 W5;
22
           [5:0]
                 W6;
23
           [6:0]
                 W7;
                 W8;
           [7:0]
24
     wire
25
           [8:0]
                 W9;
     wire [9:0] W10;
26
     wire [10:0] W11;
```

```
wire [11:0] W12;
28
29
    wire [12:0] W13;
30
    wire [13:0] W14;
    wire [14:0] W15;
31
    wire [15:0] W16;
    wire [16:0] W17;
33
34
    wire [17:0] W18;
    wire [18:0] W19;
35
    wire [19:0] W20;
36
    wire [20:0] W21;
37
    wire [21:0] W22;
38
    wire [22:0] W23;
39
    wire [23:0] W24;
40
41
    assign W1 = (B[0])
                        == 1'b1) ? A[23]
                                              : 1'b0;
42
                        == 1'b1) ? A[23:22] : 2'b0:
    assign W2 = (B[1])
43
                         == 1'b1) ? A[23:21] : 3'b0;
44
    assign W3
               = (B[2]
                        == 1'b1) ? A[23:20] : 4'b0;
    assign W4 = (B[3])
45
    assign W5 = (B[4])
                        == 1'b1) ? A[23:19] : 5'b0;
46
47
    assign W6 = (B[5])
                        == 1'b1) ? A[23:18] : 6'b0;
    assign W7
               = (B[6])
                         == 1'b1) ? A[23:17] : 7'b0;
48
    assign W8
               = (B[7]
                         == 1'b1) ? A[23:16] : 8'b0;
49
    assign W9 = (B[8]
                        == 1'b1) ? A[23:15] : 9'b0;
50
    assign W10 = (B[9]
                        == 1'b1) ? A[23:14] : 10'b0;
51
    assign W11 = (B[10] == 1'b1) ? A[23:13] : 11'b0;
    assign W12 = (B[11] == 1'b1) ? A[23:12] : 12'b0;
53
    assign W13 = (B[12] == 1'b1) ? A[23:11] : 13'b0;
54
    assign W14 = (B[13] == 1'b1) ? A[23:10] : 14'b0;
    assign W15 = (B[14] == 1'b1) ? A[23:9] : 15'b0;
56
    assign W16 = (B[15] == 1'b1) ? A[23:8] : 16'b0;
57
    assign W17 = (B[16] == 1'b1) ? A[23:7]
                                              : 17'b0;
58
    assign W18 = (B[17] == 1'b1) ? A[23:6]
59
    assign W19 = (B[18] == 1'b1) ? A[23:5]
                                              : 19'b0:
60
    assign W20 = (B[19] == 1'b1) ? A[23:4] : 20'b0;
    assign W21 = (B[20] == 1'b1) ? A[23:3] : 21'b0;
62
    assign W22 = (B[21] == 1'b1) ? A[23:2]
                                              : 22'b0;
63
64
    assign W23 = (B[22] == 1'b1) ? A[23:1]
                                              : 23'b0:
    assign W24 = (B[23] == 1'b1) ? A[23:0] : 24'b0;
65
66
    // line 1. 2
67
    hcla l1_00(.A({1'b0,W1}), .B(W2), .CIN(1'b0), .COUT(OUT12[2]), .S(OUT12[1:0]));
68
70
71
    cla l1_10(.A({1'b0,W3}), .B(W4), .CIN(1'b0), .COUT(OUT34[4]), .S(OUT34[3:0]));
72
73
    // line 5, 6
    wire CARRY56;
74
    cla 11_20(.A(W5[3:0]), .B(W6[3:0]), .CIN(1'b0), .COUT(CARRY56), .S(OUT56[3:0]));
75
76
    hcla 11_21(.A({1'b0,W5[4]}), .B(W6[5:4]), .CIN(CARRY56), .COUT(OUT56[6]), .S(OUT56[5:4]));
77
78
    // line 7, 8
    wire CARRY78:
79
80
    cla 11_30(.A(W7[3:0]), .B(W8[3:0]), .CIN(1'b0), .COUT(CARRY78), .S(OUT78[3:0]));
    cla 11_31(.A({1'b0,W7[6:4]}), .B(W8[7:4]), .CIN(CARRY78), .COUT(OUT78[8]), .S(OUT78[7:4])
81
      ):
82
    // line 9, 10
83
    wire CARRY910_0, CARRY910_1;
84
    {\tt cla 11\_40(.A(W9[3:0]), .B(W10[3:0]), .CIN(1'b0), .COUT(CARRY910\_0), .S(OUT910[3:0]));}
85
    cla l1_41(.A(W9[7:4]), .B(W10[7:4]), .CIN(CARRY910_0), .COUT(CARRY910_1), .S(OUT910[7:4])
86
    hcla 11_42(.A({1'b0,W9[8]}), .B(W10[9:8]), .CIN(CARRY910_1), .COUT(OUT910[10]), .S(OUT910
87
      [9:8]));
88
    // line 11, 12
89
90
    wire CARRY1112_0, CARRY1112_1;
    cla l1_50(.A(W11[3:0]), .B(W12[3:0]), .CIN(1'b0), .COUT(CARRY1112_0), .S(OUT1112[3:0]));
```

```
cla 11_51(.A(W11[7:4]), .B(W12[7:4]), .CIN(CARRY1112_0), .COUT(CARRY1112_1), .S(OUT1112
            [7:4])):
        cla l1_52(.A({1'b0,W11[10:0]}), .B(W12[11:8]), .CIN(CARRY1112_1), .COUT(OUT1112[12]), .S(
 93
            OUT1112[11:8]));
 94
        // line 13,14
 95
 96
        wire CARRY1314_0, CARRY1314_1, CARRY1314_2;
        cla l1_60(.A(W13[3:0]), .B(W14[3:0]), .CIN(1'b0), .COUT(CARRY1314_0), .S(OUT1314[3:0]));
 97
        cla l1_61(.A(W13[7:4]), .B(W14[7:4]), .CIN(CARRY1314_0), .COUT(CARRY1314_1), .S(OUT1314
 98
            [7:4])):
        cla l1_62(.A(W13[11:8]), .B(W14[11:8]), .CIN(CARRY1314_1), .COUT(CARRY1314_2), .S(OUT1314
 99
            [11:8])):
        hcla 11_63(.A({1'b0,W13[12]}), .B(W14[13:12]), .CIN(CARRY1314_2), .COUT(OUT1314[14]), .S(
100
            OUT1314[13:12]));
        // line 15, 16
102
        wire CARRY1516_0, CARRY1516_1, CARRY1516_2;
103
        cla l1_70(.A(W15[3:0]), .B(W16[3:0]), .CIN(1'b0), .COUT(CARRY1516_0), .S(OUT1516[3:0]));
104
        cla 11_71(.A(W15[7:4]), .B(W16[7:4]), .CIN(CARRY1516_0), .COUT(CARRY1516_1), .S(OUT1516
105
            [7:4]));
        cla 11_72(.A(W15[11:8]), .B(W16[11:8]), .CIN(CARRY1516_1), .COUT(CARRY1516_2), .S(OUT1516
106
            [11:8]));
        cla 11_73(.A({1'b0,W15[14:12]}), .B(W16[15:12]), .CIN(CARRY1516_2), .COUT(OUT1516[16]), .
107
            S(OUT1516[15:12]));
108
109
        // line 17, 18
        wire CARRY1718_0, CARRY1718_1, CARRY1718_2, CARRY1718_3;
110
        cla l1_80(.A(W17[3:0]), .B(W18[3:0]), .CIN(1'b0), .COUT(CARRY1718_0), .S(OUT1718[3:0]));
        cla l1_81(.A(W17[7:4]), .B(W18[7:4]), .CIN(CARRY1718_0), .COUT(CARRY1718_1), .S(OUT1718
112
            [7:4]));
        cla l1_82(.A(W17[11:8]), .B(W18[11:8]), .CIN(CARRY1718_1), .COUT(CARRY1718_2), .S(OUT1718
113
            [11:8]));
        cla l1_83(.A(W17[15:12]), .B(W18[15:12]), .CIN(CARRY1718_2), .COUT(CARRY1718_3), .S(
114
            OUT1718[15:12]));
        hcla l1_84(.A({1'b0,W17[16]}), .B(W18[17:16]), .CIN(CARRY1718_3), .COUT(OUT1718[18]), .S(
            OUT1718[17:16]));
116
        // line 19, 20
117
        wire CARRY1920_0, CARRY1920_1, CARRY1920_2, CARRY1920_3;
118
        {\tt cla} \quad {\tt ll\_90(.A(W19[3:0]), .B(W20[3:0]), .CIN(1'b0), .COUT(CARRY1920\_0), .S(OUT1920[3:0]));}
119
        cla 11_91(.A(W19[7:4]), .B(W20[7:4]), .CIN(CARRY1920_0), .COUT(CARRY1920_1), .S(OUT1920
120
            [7:4]));
        cla 11_92(.A(W19[11:8]), .B(W20[11:8]), .CIN(CARRY1920_1), .COUT(CARRY1920_2), .S(OUT1920
121
            [11:8])):
        cla 11_93(.A(W19[15:12]), .B(W20[15:12]), .CIN(CARRY1920_2), .COUT(CARRY1920_3), .S(
122
            OUT1920[15:12]));
        cla l1_94(.A({1'b0,W19[18:16]}), .B(W20[19:16]), .CIN(CARRY1920_3), .COUT(OUT1920[20]), .
123
           S(OUT1920[19:16]));
124
        // line 21, 22
125
126
        wire CARRY2122_0, CARRY2122_1, CARRY2122_2, CARRY2122_3, CARRY2122_4;
        \verb|cla| 11_100(.A(W21[3:0]), .B(W22[3:0]), .CIN(1'b0), .COUT(CARRY2122_0), .S(OUT2122[3:0])); \\
127
        cla 11_101(.A(W21[7:4]), .B(W22[7:4]), .CIN(CARRY2122_0), .COUT(CARRY2122_1), .S(OUT2122
128
            [7:4]));
129
        cla 11_102(.A(W21[11:8]), .B(W22[11:8]), .CIN(CARRY2122_1), .COUT(CARRY2122_2), .S(
            OUT2122[11:8]));
        {\tt cla} \quad {\tt l1\_103(.A(W21[15:12]), .B(W22[15:12]), .CIN(CARRY2122\_2), .COUT(CARRY2122\_3), .S(CARRY2122\_3), .S(CARRY2122\_3), .S(CARRY2122\_3), .S(CARRY2122\_3), .S(CARRY2122\_3), .S(CARRY2123\_3), .S(CARRY2133\_3), .S(CARRY2133\_3)
130
            OUT2122[15:12]));
        cla 11_104(.A(W21[19:16]), .B(W22[19:16]), .CIN(CARRY2122_3), .CUT(CARRY2122_4), .S(
            OUT2122[19:16]));
        hcla 11_105(.A({1'b0,W21[20]}), .B(W22[21:20]), .CIN(CARRY2122_4), .COUT(OUT2122[22]), .S(
            OUT2122[21:20]));
        wire CARRY2324_0, CARRY2324_1, CARRY2324_2, CARRY2324_3, CARRY2324_4;
134
                11_110(.A(W23[3:0]), .B(W24[3:0]), .CIN(1'b0), .COUT(CARRY2324_0), .S(OUT2324[3:0]));
135
        cla l1_111(.A(W23[7:4]), .B(W24[7:4]), .CIN(CARRY2324_0), .COUT(CARRY2324_1), .S(OUT2324
136
           [7:4]));
```

Layer 2

In layer 2 there are 21 CLAs and 5 half adders. This is implemented to add the results of layer 1.



Figure 3: Level 2 - Adding consequently shifted versions of level 1 results

```
module mul_12(
       input
              [2:0]
                      W12,
              [4:0]
       input
                      W34,
              [6:0]
                      W56,
       input
       input
              [8:0]
                      W78,
              [10:0] W910,
6
       input
       input
              [12:0] W1112,
       input
              [14:0] W1314,
9
              [16:0]
                     W1516,
       input
10
       input
              [18:0] W1718,
               [20:0] W1920,
       input
              [22:0] W2122,
       input
       input
              [24:0] W2324,
14
       output
              [5:0]
                      OUT1234,
       output
              [9:0]
                      OUT5678,
       output [13:0] OUT9101112,
16
17
       output [17:0] OUT13141516,
       output [21:0] OUT17181920,
18
19
       output [24:0] OUT21222324
20
    );
21
22
    // line 12, 34
    wire CARRY1234_0;
23
    cla 12_00(.A({1'b0,W12}), .B(W34[3:0]), .CIN(1'b0), .COUT(CARRY1234_0), .S(OUT1234[3:0]));
24
    ha 12_01(.A(W34[4]), .B(CARRY1234_0), .COUT(OUT1234[5]), .SUM(OUT1234[4]));
25
26
27
    // line 56, 78
    wire CARRY5678_0, CARRY5678_1;
28
    cla 12_10(.A(W56[3:0]), .B(W78[3:0]), .CIN(1'b0), .COUT(CARRY5678_0), .S(OUT5678[3:0]));
```

```
cla 12_11(.A({1'b0,W56[6:4]}), .B(W78[7:4]), .CIN(CARRY5678_0), .COUT(CARRY5678_1), .S(
      OUT5678[7:4]));
    ha 12_12(.A(W78[8]), .B(CARRY5678_1), .COUT(OUT5678[9]), .SUM(OUT5678[8]));
31
32
33
    // line 910, 1112
    wire CARRY9101112_0, CARRY9101112_1, CARRY9101112_2;
34
    cla 12_20(.A(W910[3:0]), .B(W1112[3:0]), .CIN(1'b0), .COUT(CARRY9101112_0), .S(OUT9101112
35
      [3:0]):
    cla 12_21(.A(W910[7:4]), .B(W1112[7:4]), .CIN(CARRY9101112_0), .COUT(CARRY9101112_1), .S(
36
      OUT9101112[7:4]));
    37
      CARRY9101112_2), .S(OUT9101112[11:8]));
    ha 12_23(.A(W1112[12]), .B(CARRY9101112_2), .COUT(OUT9101112[13]), .SUM(OUT9101112[12]));
38
39
    // LINE 1314, 1516
40
    wire CARRY13141516_0, CARRY13141516_1, CARRY13141516_2, CARRY13141516_3;
41
    cla 12_30(.A(W1314[3:0]), .B(W1516[3:0]), .CIN(1'b0), .COUT(CARRY13141516_0), .S(
42
      OUT13141516[3:0]));
43
    cla 12_31(.A(W1314[7:4]), .B(W1516[7:4]), .CIN(CARRY13141516_0), .COUT(CARRY13141516_1), .
      S(OUT13141516[7:4]));
    cla 12_32(.A(W1314[11:8]), .B(W1516[11:8]), .CIN(CARRY13141516_1), .COUT(CARRY13141516_2),
44
       .S(OUT13141516[11:8]));
    cla 12_33(.A({1'b0,W1314[14:12]}), .B(W1516[15:12]), .CIN(CARRY13141516_2), .COUT(
45
      CARRY13141516_3), .S(OUT13141516[15:12]));
    ha 12_34(.A(W1516[16]), .B(CARRY13141516_3), .COUT(OUT13141516[17]), .SUM(OUT13141516
46
      [16]));
47
    // line 1718, 1920
48
    wire CARRY17181920_0, CARRY17181920_1, CARRY17181920_2, CARRY17181920_3, CARRY17181920_4;
49
50
    cla 12_40(.A(W1718[3:0]), .B(W1920[3:0]), .CIN(1'b0), .COUT(CARRY17181920_0), .S(
      OUT17181920[3:0]));
    cla 12_41(.A(W1718[7:4]), .B(W1920[7:4]), .CIN(CARRY17181920_0), .COUT(CARRY17181920_1), .
      S(OUT17181920[7:4])):
    cla 12_42(.A(W1718[11:8]), .B(W1920[11:8]), .CIN(CARRY17181920_1), .COUT(CARRY17181920_2),
       .S(OUT17181920[11:8]));
    cla 12_43(.A(W1718[15:12]), .B(W1920[15:12]), .CIN(CARRY17181920_2), .COUT(CARRY17181920_3
      ), .S(OUT17181920[15:12]));
    cla 12_44(.A({1'b0,W1718[18:16]}), .B(W1920[19:16]), .CIN(CARRY17181920_3), .COUT(
54
      CARRY17181920_4), .S(OUT17181920[19:16]));
    ha 12_45(.A(W1920[20]), .B(CARRY17181920_4), .COUT(OUT17181920[21]), .SUM(OUT17181920
      [20]));
56
    // line 2122, 2324
57
    wire CARRY2122334_0, CARRY2122334_1, CARRY21222324_2, CARRY21222324_3, CARRY21222324_4,
58
      CARRY21222324_5;
    cla 12_50(.A(W2122[3:0]), .B(W2324[3:0]), .CIN(1'b0), .COUT(CARRY21222324_0), .S(
      OUT21222324[3:0]));
    cla 12_51(.A(W2122[7:4]), .B(W2324[7:4]), .CIN(CARRY21222324_0), .COUT(CARRY21222324_1), .
60
      S(OUT21222324[7:4]));
    cla 12_52(.A(W2122[11:8]), .B(W2324[11:8]), .CIN(CARRY21222324_1), .COUT(CARRY21222324_2),
       .S(OUT21222324[11:8]));
    cla 12_53(.A(W2122[15:12]), .B(W2324[15:12]), .CIN(CARRY21222324_2), .COUT(CARRY21222324_3
      ), .S(OUT21222324[15:12]));
    \verb|cla| 12_54(.A(W2122[19:16]), .B(W2324[19:16]), .CIN(CARRY21222324\_3), .COUT(CARRY21222324\_4)| \\
      ), .S(OUT21222324[19:16]));
    cla 12_55(.A({1'b0,W2122[22:20]}), .B(W2324[23:20]), .CIN(CARRY21222324_4), .COUT(
      CARRY21222324_5), .S(OUT21222324[23:20]));
    ha 12_56(.A(W2324[24]), .B(CARRY21222324_5), .COUT(), .SUM(OUT21222324[24]));
66 endmodule
```

Laver 3

In layer 3 there are 12 CLAs and 2 modified half CLAs. This is implemented to add the results of layer 2.




Figure 4: Level 3 - Adding consequently shifted versions of level 2 results

```
module mul_13(
            input [5:0]
                                     W1234,
                         [9:0]
                                     W5678,
            input
            input
                         [13:0] W9101112,
                         [17:0] W13141516,
            input
                         [21:0] W17181920,
            input
                         [24:0] W21222324,
           input
           output [10:0] OUT12345678,
           output [18:0] OUT910111213141516,
 9
           output [24:0] OUT1718192021222324
        );
        // LINE 1234, 5678
        wire CARRY12345678_0, CARRY12345678_1;
14
        cla 13_00(.A(W1234[3:0]), .B(W5678[3:0]), .CIN(1'b0), .COUT(CARRY12345678_0), .S(
            OUT12345678[3:0]));
        cla 13_01(.A({2'b0,W1234[5:4]}), .B(W5678[7:4]), .CIN(CARRY12345678_0), .COUT(
16
            CARRY1234578_1), .S(OUT12345678[7:4]));
        tcla 13_02(.A(W5678[9:8]), .CIN(CARRY12345678_1), .COUT(OUT12345678[10]), .S(OUT12345678
17
            [9:8]));
18
        // line 9101112, 13141516
19
        wire CARRY910111213141516_0, CARRY910111213141516_1, CARRY910111213141516_2,
           CARRY910111213141516_3;
        cla 13_10(.A(W9101112[3:0]), .B(W13141516[3:0]), .CIN(1'b0), .COUT(CARRY910111213141516_0
           ), .S(OUT910111213141516[3:0]));
        cla 13_11(.A(W9101112[7:4]), .B(W13141516[7:4]), .CIN(CARRY910111213141516_0), .COUT(
            CARRY910111213141516_1), .S(OUT910111213141516[7:4]));
        cla 13_12(.A(W9101112[11:8]), .B(W13141516[11:8]), .CIN(CARRY910111213141516_1), .COUT(
23
            CARRY910111213141516_2), .S(OUT910111213141516[11:8]));
        cla 13_13(.A({2'b0,W9101112[13:12]}), .B(W13141516[15:12]), .CIN(CARRY910111213141516_2),
24
              .COUT(CARRY910111213141516_3), .S(OUT910111213141516[15:12]));
        tcla 13_14(.A(W13141516[17:16]), .CIN(CARRY910111213141516_3), .COUT(OUT910111213141516
25
            [18]), .S(OUT910111213141516[17:16]));
26
        // line 17181920, 21222324
27
        wire CARRY1718192021222324_0, CARRY1718192021222324_1, CARRY1718192021222324_2,
28
           CARRY171819202122324_3, CARRY1718192021222324_4, CARRY1718192021222324_5;
        cla 13_20(.A(W17181920[3:0]), .B(W21222324[3:0]), .CIN(1'b0), .COUT(
           CARRY1718192021222324_0), .S(OUT1718192021222324[3:0]));
        cla 13_21(.A(W17181920[7:4]), .B(W21222324[7:4]), .CIN(CARRY1718192021222324_0), .COUT(
30
           CARRY1718192021222324_1), .S(OUT1718192021222324[7:4]));
        \verb|cla 13_22(.A(W17181920[11:8])|, .B(W21222324[11:8])|, .CIN(CARRY1718192021222324_1)|, .COUT(CARRY1718192021223324_1)|, .COUT(CARRY171819202122324_1)|, .COUT(CARRY171819202122324_1)|, .COUT(CARRY171819202122324_1)|, .COUT(CARRY1718182122324_1)|, .COUT(CARRY1718182122324_1)|, .COUT(CARRY1718182122324_1)|, .COUT(CARRY1718182122
31
            CARRY1718192021222324_2), .S(OUT1718192021222324[11:8]));
        {\tt cla~13\_23(.A(W17181920[15:12]),~.B(W21222324[15:12]),~.CIN(CARRY1718192021222324\_2),~.COUT}
            (CARRY1718192021222324_3), .S(OUT1718192021222324[15:12]));
        cla 13_24(.A(W17181920[19:16]), .B(W21222324[19:16]), .CIN(CARRY1718192021222324_3), .COUT
           (CARRY1718192021222324_4), .S(OUT1718192021222324[19:16]));
```

Layer4

In layer 4 there are 3 CLAs and 2 modified half CLAs. This is implemented to add the results of layer 3. Here however there's 3 results from layer 3, one of these results is passed straight through to layer 5 to be added with the result of the addition of the other two results.




Figure 5: Level 4 and level 5

```
module mul_14(
             [10:0] W12345678,
      input
             [18:0] W910111213141516,
             [24:0] W1718192021222324,
4
             [19:0] OUT12345678910111213141516,
      output [24:0] OUT1718192021222324
6
9
    // line 17181920, 21222324
    wire CARRY12345678910111213141516_0, CARRY12345678910111213141516_1,
      CARRY12345678910111213141516_2, CARRY12345678910111213141516_3;
    cla 14_00(.A(W12345678[3:0]), .B(W910111213141516[3:0]), .CIN(1'b0), .COUT(
      CARRY12345678910111213141516_0), .S(OUT12345678910111213141516[3:0]));
    cla 14_01(.A(W12345678[7:4]), .B(W910111213141516[7:4]), .CIN(
      CARRY12345678910111213141516_0), .COUT(CARRY12345678910111213141516_1), .S(
      OUT12345678910111213141516[7:4]));
        14_02(.A({1'b0,W12345678[10:8]}), .B(W910111213141516[11:8]), .CIN(
13
      CARRY12345678910111213141516_1), .COUT(CARRY12345678910111213141516_2), .S(
      OUT12345678910111213141516[11:8]));
    ocla 14_03(.A(W910111213141516[15:12]), .CIN(CARRY12345678910111213141516_2), .COUT(
14
      CARRY12345678910111213141516_3), .S(OUT12345678910111213141516[15:12]));
    ocla 14_04(.A({1'b0,W910111213141516[18:16]}), .CIN(CARRY12345678910111213141516_3), .COUT
      (), .S(OUT12345678910111213141516[19:16]));
16
    assign OUT1718192021222324 = W1718192021222324;
17
18
  endmodule
```

Layer 5

In layer 5 there are 5 CLAs, 1 modified half CLA, and an half adder. This is implemented to add the results of layer 4.

```
1 module mul_15(
                                    input [19:0] W12345678910111213141516,
input [24:0] W1718192021222324,
   3
                                    output [24:0] OUT
  4
                          );
   6
   7
                          // line 17181920, 21222324
                           wire CARRY_0, CARRY_1, CARRY_2, CARRY_3, CARRY_4, CARRY_5;
                           cla 15_00(.A(W12345678910111213141516[3:0]), .B(W1718192021222324[3:0]), .CIN(1'b0), .
  9
                                      COUT(CARRY_0), .S(OUT[3:0]));
                           cla 15_01(.A(W12345678910111213141516[7:4]), .B(W1718192021222324[7:4]), .CIN(CARRY_0), .
                                      COUT (CARRY_1), .S(OUT [7:4]));
                           {\tt cla} \quad 15\_02 \, (.\, {\tt A(W12345678910111213141516\,[11:8])} \,, \quad .\, {\tt B(W1718192021222324\,[11:8])} \,, \quad .\, {\tt CIN(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} \,, \\ {\tt cln(CARRY\_1)} \,, \quad .\, {\tt cln(CARRY\_1)} 
                                          .COUT(CARRY_2), .S(OUT[11:8]));
                           {\tt cla} \quad {\tt 15\_03(.A(W12345678910111213141516[15:12]), \ .B(W1718192021222324[15:12]), \ .CIN(CARRY\_2, 15\_12), \ .CIN(CARRY
                                   ), .COUT(CARRY_3), .S(OUT[15:12]));
                           \verb|cla| 15_04(.A(\verb|W12345678910111213141516[19:16])|, .B(\verb|W1718192021222324[19:16])|, .CIN(CARRY_3)| \\
                                    ), .COUT(CARRY_4), .S(OUT[19:16]));
                           ocla 15_05(.A(W1718192021222324[23:20]), .CIN(CARRY_4), .COUT(CARRY_5), .S(OUT[23:20]));
14
                         ha 15_06(.A(W1718192021222324[24]), .B(CARRY_5), .COUT(), .SUM(OUT[24]));
```

Integration into Floating point ALU

For tasks such as exponent calculation and normalisation, the existing modules of the adder pipeline have been used.

```
1 // IEEE754 Format
2 //
3 // +-----
4 // | 31 | [30:23] | [22:0] |
5 // | Sign | Exponent | Mantissa |
9 module alu(
     input FPUCLK,
10
      input [31:0] A, B,
input [2:0] CTRL,
11
12
      output reg [31:0] OUT
    );
14
16
17
    // Pipeline registers
    reg [23:0] APPO, APP1, BPPO, BPP1, RESM; // Pipeline registers for number and cmd
18
    reg [31:0] OUTO;
    reg ASIGNO, ASIGN1, BSIGNO, BSIGN1, SIGN, OFO;
20
    reg [2:0] CTRL1, CTRL2, CTRL3;
21
22
    reg [7:0] EXPONENT;
23
24
    // For exponents
25
26
    reg EXPCIN;
                        // Add or subtract the exponents
    wire [7:0] EXPCAL_w; // Result of exponents (for pipeline stage1)
27
    wire COUT_EX;
28
    reg [7:0] EXPCARRYO, EXPCARRY1;
                                                  // Exp of greater to be carried
29
    reg EXPZFLAGO, EXPZFLAG1, EXPZFLAG2;
30
31
     \texttt{cla} \ \texttt{claexp\_O(.A(A[26:23]), .B(B[26:23]^{4{EXPCIN}}), .CIN(EXPCIN), .COUT(COUT\_EX), .S() } 
32
      EXPCAL_w [3:0]));
    cla claexp_1(.A(A[30:27]), .B(B[30:27]^{4{EXPCIN}}), .CIN(COUT_EX), .COUT(),
                                                                                             .S(
      EXPCAL_w [7:4]));
34
35
36
37 reg [7:0] EXPCALO;
```

```
38
     // For shifter
39
     reg [23:0] TBSHIFTED;
40
     wire [23:0] SHIFTOUT_w;
41
42
     shifter shift_0(.IN(TBSHIFTED), .BY(EXPCALO), .OUT(SHIFTOUT_w));
43
44
     // For operations
45
     reg [23:0] A_ALUIN, B_ALUIN;
46
     wire [23:0] ALUOUT;
47
     reg ALUCIN;
48
     wire OVERFLOW;
49
50
51
     cla_add cla_add0(
52
       .A(A_ALUIN),
       .B(B_ALUIN),
53
54
       .CIN(ALUCIN),
       .OUT (ALUOUT),
55
       .OF(OVERFLOW)
56
57
     );
58
59
     // For sign resolution
     wire [23:0] TWOSOUT;
60
61
     twoscomp twosconv0(
62
       .B(ALUOUT),
63
       .OUT (TWOSOUT)
64
65
66
     // Normalising
67
     wire [22:0] NORMOUT;
68
     wire NORMFLAG, NORMZERO;
69
     wire [7:0] NORM_SHIFT;
70
71
     normal normalizeO(
72
73
       .IN(RESM),
       .INOF(OFO),
74
75
       .OUT(NORMOUT),
       .COUNT(NORM_SHIFT),
76
       .ZEROFLAG(NORMZERO)
77
78
79
     // Signres
80
     wire COUT_SRES;
81
     wire [7:0] EXPSRES;
82
83
     cla clasresexp_0(.A(EXPCARRY1[3:0]), .B(NORM_SHIFT[3:0]), .CIN(1'b0),
                                                                                      . COUT (
84
      COUT_SRES), .S(EXPSRES[3:0]));
85
     cla clasresexp_1(.A(EXPCARRY1[7:4]), .B(NORM_SHIFT[7:4]), .CIN(COUT_SRES), .COUT(),
            .S(EXPSRES[7:4]));
86
87
88
     // multipliers
     // LAYER 1
89
90
     wire [2:0]
                  WML1_12;
     wire [4:0]
                 WML1_34;
91
     wire [6:0] WML1_56;
92
93
     wire [8:0] WML1_78;
     wire [10:0] WML1_910;
94
     wire [12:0] WML1_1112;
95
     wire [14:0] WML1_1314;
96
97
     wire [16:0] WML1_1516;
98
     wire [18:0] WML1_1718;
     wire [20:0] WML1_1920;
99
100
     wire [22:0] WML1_2122;
     wire [24:0] WML1_2324;
101
102
103 reg [2:0] RML1_12;
```

```
reg [4:0] RML1_34;
104
105
     reg [6:0]
                RML1_56;
               RML1_78;
106
     reg [8:0]
     reg [10:0] RML1_910;
107
     reg [12:0] RML1_1112;
     reg [14:0] RML1_1314;
109
     reg [16:0] RML1_1516;
110
111
     reg [18:0] RML1_1718;
     reg [20:0] RML1_1920;
112
     reg [22:0] RML1_2122;
113
     reg [24:0] RML1_2324;
114
     mul_l1 11(.A(APPO), .B(BPPO), .OUT12(WML1_12), .OUT34(WML1_34), .OUT56(WML1_56), .OUT78(
116
       WML1_78), .OUT910(WML1_910), .OUT1112(WML1_1112),
            .OUT1314(WML1_1314), .OUT1516(WML1_1516), .OUT1718(WML1_1718), .OUT1920(WML1_1920),
117
        .OUT2122(WML1_2122), .OUT2324(WML1_2324));
118
     wire [5:0] WML2_1234;
119
120
     wire [9:0] WML2_5678;
     wire [13:0] WML2_9101112;
     wire [17:0] WML2_13141516;
122
     wire [21:0] WML2_17181920;
123
     wire [24:0] WML2_21222324;
124
     mul_12 12(.W12(RML1_12), .W34(RML1_34), .W56(RML1_56), .W78(RML1_78), .W910(RML1_910), .
126
       \verb|W1112(RML1_1112), .W1314(RML1_1314), .W1516(RML1_1516),\\
            .W1718(RML1_1718), .W1920(RML1_1920), .W2122(RML1_2122), .W2324(RML1_2324), .
       OUT1234(WML2_1234), .OUT5678(WML2_5678),
            .OUT9101112(WML2_9101112), .OUT13141516(WML2_13141516), .OUT17181920(WML2_17181920)
128
       , .OUT21222324(WML2_21222324));
129
     wire [10:0] WML3_12345678;
130
     wire [18:0] WML3_910111213141516;
131
     wire [24:0] WML3_1718192021222324;
133
     reg [10:0] RML3_12345678;
134
     reg [18:0] RML3_910111213141516;
135
     reg [24:0] RML3_1718192021222324;
136
137
     mul_13 13(.W1234(WML2_1234), .W5678(WML2_5678), .W9101112(WML2_9101112), .W13141516(
138
       WML2_13141516), .W17181920(WML2_17181920),
            WML3_910111213141516),
140
            .OUT1718192021222324(WML3_1718192021222324));
141
     wire [19:0] WML4_12345678910111213141516;
142
     wire [24:0] WML4_1718192021222324;
143
144
     mul_14 14(.W12345678(RML3_12345678), .W910111213141516(RML3_910111213141516), .
145
       W1718192021222324 (RML3_1718192021222324),
            .OUT12345678910111213141516(WML4_12345678910111213141516), .OUT1718192021222324(
       WML4 1718192021222324)):
147
148
     wire [24:0] WML5_OUT;
149
150
     mul_15 15(.W12345678910111213141516(WML4_12345678910111213141516), .W1718192021222324(
       WML4_1718192021222324), .OUT(WML5_OUT));
151
     // codes
     parameter ADD = 3'b000, SUB = 3'b001, MUL = 3'b010;
153
154
156
     // Combinational parts of each stage
158
159
     always@(*) begin
       // -
160
      // Stage 1 : Exponent calculation
```

```
// -----
162
       if (CTRL == ADD | CTRL == SUB) begin
163
         EXPCIN <= 1'b1;
164
       end else begin
                           // for MUL
165
166
        EXPCIN <= 1'b0;
167
168
       // -----
169
170
       // Stage 2 : Shifting
171
       // --
       if (CTRL1 == ADD | CTRL1 == SUB) begin
172
         // Deciding which to be shifted
173
         if (EXPCALO[7] == 1'b0) begin // \exp(A) > \exp(B), shift B to right
174
175
          TBSHIFTED <= BPP0;
176
         end else begin
                                      // exp(B) > exp(A), shift A to right
           TBSHIFTED <= APPO;
177
178
         end
       end else begin
179
        TBSHIFTED <= 24'bX;
180
181
182
183
       // -----
184
       // Stage 3 : Operation
185
186
       if (CTRL2 == ADD) begin
187
        if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b1)))
188
       begin // if signs are the same
           A_ALUIN <= APP1;
190
           B_ALUIN <= BPP1;
           ALUCIN <= 1'b0;
191
         end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) begin
192
           A\_ALUIN \leftarrow APP1; // (+A) + (-B) = (A-B)
193
           B_ALUIN <= BPP1;</pre>
           ALUCIN <= 1'b1;
195
196
         end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
           A\_ALUIN \leftarrow BPP1; // Flipping (-A) + (+B) = (B-A)
197
           B_ALUIN <= APP1;
198
199
          ALUCIN <= 1'b1;
         end else begin
200
           A\_ALUIN <= 24'bX;
201
           B_ALUIN <= 24'bX;
202
          ALUCIN <= 1'bX;
203
204
         end
       end else if (CTRL2 == SUB) begin
205
         if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)))
206
       begin // if signs are different
           A_ALUIN <= APP1;
207
208
           B_ALUIN <= BPP1;
           ALUCIN <= 1'b0;
209
         end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) begin
210
           A\_ALUIN \leftarrow APP1; // (+A) - (+B) = (A-B)
211
212
           B_ALUIN <= BPP1;
           ALUCIN <= 1'b1;
213
         end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
214
           A\_ALUIN \leftarrow BPP1; // Flipping (-A)-(-B) = (B-A)
215
           B_ALUIN <= APP1;
216
          ALUCIN <= 1'b1;
217
         end else begin
218
           A_ALUIN <= 24'bX;
219
           B_ALUIN <= 24'bX;
220
          ALUCIN <= 1'bX;
221
         end
222
223
       end else begin
        A\_ALUIN <= 24'bX;
224
        B_ALUIN <= 24'bX;
225
        ALUCIN <= 1'bX;
226
```

```
228
229
       // Stage 4 : Sign resolution
230
231
       if ((CTRL3 == ADD)|(CTRL3 == SUB)) begin
232
        if ((EXPZFLAG2 == 1'b1) & (NORMZERO == 1'b1)) begin
233
          EXPONENT <= 8'b0;
234
235
         end else begin
          EXPONENT <= EXPSRES;
236
237
         end
238
       end else begin
        EXPONENT <= EXPSRES;
                                // TO BE CHANGED!!!
239
240
       end
241
     end
242
243
244
     // Let ADD be 3'b000
     always@(posedge FPUCLK) begin
245
246
       // Stage 1 : Exponent calculation
247
248
249
       if (CTRL == ADD | CTRL == SUB | CTRL == MUL) begin
250
        APPO <= {1'b1, A[22:0]};
251
         BPP0
                 <= {1'b1,B[22:0]};
252
         ASIGNO <= A[31];
BSIGNO <= B[31];
253
254
255
         EXPCALO <= EXPCAL_w;
257
         CTRL1 <= CTRL;
258
       end
259
       if (EXPCAL_w == 8'b0) begin
260
261
        EXPZFLAGO <= 1'b1;
       end else begin
262
263
        EXPZFLAGO <= 1'b0;
264
       end
265
266
267
       // Stage 2 : Shifting
268
       // -----
269
       if (CTRL1 == ADD | CTRL1 == SUB) begin
270
         EXPZFLAG1 <= EXPZFLAGO;</pre>
271
         CTRL2 <= CTRL1;
ASIGN1 <= ASIGNO;
272
273
         BSIGN1 <= BSIGNO;
274
275
276
         // Deciding which to be shifted
         if (EXPCALO[7] == 1'b0) begin // \exp(A) > \exp(B), shift B to right
277
278
           APP1
                     <= APP0;
                      <= SHIFTOUT_w;
           BPP1
279
280
           EXPCARRYO <= A[30:23];
         end else begin
                                           // exp(B) > exp(A), shift A to right
281
           APP1 <= SHIFTOUT_w;
282
                     <= BPP0;
283
           BPP1
           EXPCARRYO <= B[30:23];
284
285
       end else if (CTRL1 == MUL) begin
286
         CTRL2 <= CTRL1;
287
         ASIGN1 <= ASIGNO;
288
         BSIGN1 <= BSIGNO;
289
         EXPCARRYO <= EXPCALO;
290
291
292
         RML1_12
                   <= WML1_12;
                  <= WML1_34;
         RML1_34
293
                  <= WML1_56;
         RML1_56
294
        RML1_78 <= WML1_78;
```

```
RML1_910 <= WML1_910;
296
         RML1_1112 <= WML1_1112;
297
         RML1_1314 <= WML1_1314;
298
         RML1_1516 <= WML1_1516;
299
         RML1_1718 <= WML1_1718;
         RML1_1920 <= WML1_1920;
301
302
         RML1_2122 <= WML1_2122;
         RML1_2324 <= WML1_2324;
303
304
305
306
       // -----
307
       // Stage 3 : Operation
308
309
       // --
310
       if (CTRL2 == ADD) begin
         EXPZFLAG2 <= EXPZFLAG1;</pre>
311
312
         CTRL3 <= CTRL2;
313
         if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b1)))
314
       begin // if signs are the same
            RESM <= ALUOUT;
315
            OFO <= OVERFLOW;
316
            EXPCARRY1 <= EXPCARRY0:
317
           SIGN <= ASIGN1;
318
319
         end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) begin
320
321
           if (OVERFLOW == 1'b0) begin
322
             RESM <= TWOSOUT;
324
            end else begin
             RESM <= ALUOUT;
325
326
            end
327
           OFO <= 1'b0;
           EXPCARRY1 <= EXPCARRYO;</pre>
329
330
            SIGN <= ~OVERFLOW;
331
         end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
332
333
           if (OVERFLOW == 1'b0) begin
334
             RESM <= TWOSOUT;</pre>
335
            end else begin
336
            RESM <= ALUOUT;
337
338
            end
339
340
            OFO <= 1'b0;
            EXPCARRY1 <= EXPCARRYO;
341
            SIGN <= ~OVERFLOW;
342
343
         end
344
345
       end else if (CTRL2 == SUB) begin
         CTRL3 <= CTRL2;
346
347
         EXPZFLAG2 <= EXPZFLAG1;</pre>
348
349
         if (((ASIGN1 == 1'b0) & (BSIGN1 == 1'b1)) | ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)))
       begin // if signs are different
            RESM <= ALUOUT;
350
            OFO <= OVERFLOW;
351
            EXPCARRY1 <= EXPCARRYO;
352
            SIGN <= ASIGN1;
353
354
         end else if ((ASIGN1 == 1'b0) & (BSIGN1 == 1'b0)) begin
355
            if (OVERFLOW == 1'b0) begin
356
             RESM <= TWOSOUT;</pre>
357
            end else begin
358
             RESM <= ALUOUT;
359
360
            end
```

```
OFO <= 1'b0;
362
363
            EXPCARRY1 <= EXPCARRY0;</pre>
            SIGN <= ~OVERFLOW;
364
365
          end else if ((ASIGN1 == 1'b1) & (BSIGN1 == 1'b0)) begin
           if (OVERFLOW == 1'b0) begin
367
             RESM <= TWOSOUT;
368
            end else begin
369
             RESM <= ALUOUT;
370
371
372
373
            OFO <= 1'b0;
            EXPCARRY1 <= EXPCARRY0;
374
            SIGN <= ~OVERFLOW;
375
376
          end
        end else if (CTRL == MUL) begin
377
378
          CTRL3 <= CTRL2;
          EXPCARRY1 <= EXPCARRYO;</pre>
379
          SIGN <= ASIGN1 ^ BSIGN1;
380
381
          RML3_12345678 <= WML3_12345678;
RML3_910111213141516 <= WML3_910111213141516;
382
383
          RML3_1718192021222324 <= WML3_1718192021222324;
384
385
386
387
388
       // Stage 4 : Sign resolution
389
390
        // -----
        if ((CTRL3 == ADD)|(CTRL3 == SUB)) begin
391
        OUT <= {SIGN, EXPONENT, NORMOUT};
end else if (CTRL == MUL) begin</pre>
392
393
         if (WML5_OUT[24] == 1'b0) begin
394
           OUT <= {SIGN, EXPCARRY1, WML5_OUT[22:0]};
396
          end else begin
397
           OUT <= {SIGN, EXPCARRY1, WML5_OUT[23:1]};
398
399
       end
     end
401 endmodule
```