


ALU TEST

USING


UVM

Presented By

Yasser Mohamed



wave



QUESTA COVERAGE REPORT

Number of tests run:	1
Passed:	1
Warning:	0
Error:	0
Fatal:	0

[List of tests included in report...](#)

Coverage Summary by Structure:		Coverage Summary by Type:				
Design Scope ▾	Coverage (%) ▾	Weighted Average:				100.00%
uvm_pkg	100.00%	Coverage Type ▾	Bins ▾	Hits ▾	Misses ▾	Coverage (%) ▾
uvm_callbacks	100.00%	Covergroup	13	13	0	100.00%
uvm_phase	100.00%	Assertion Attempted	22	22	0	100.00%
uvm_component	100.00%	Assertion Failures	22	0	-	0.00%
ALU_pkg	100.00%	Assertion Successes	22	22	0	100.00%
Coverage_Collector	100.00%					

[illegible][illegible]

Questa Covergroup Coverage Report

Covergroups / Instances	Total Bins	Covered Bins	Coverage
Covergroup ALU_signals	13	13	100.00%
Instance \ALU_pkg::Coverage_Collector::ALU_signals per_instance true	13	13	100.00%

Covergroup type: ALU_signals				100.00%
Coverpoints / Bins	At Least	Hits	Goal	Coverage
Coverpoint: reset_case			100.00%	100.00%
Coverpoint: carry_input_case			100.00%	100.00%
Coverpoint: op_code_case			100.00%	100.00%
Coverpoint: input_A_case			100.00%	100.00%
Coverpoint: input_B_case			100.00%	100.00%

Details

reset case

Covergroup instance: <u>VALU_pkg::Coverage_Collector::ALU_signals</u>				100.00%
Coverpoints / Bins	At Least	Hits	Goal	Coverage
Coverpoint: <u>reset_case</u> (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%
bin auto['b0]	1	449		Covered
bin auto['b1]	1	1		Covered

carry input case

Coverpoint: <u>carry_input_case</u> (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%
bin auto[0]	1	247		Covered
bin auto[1]	1	203		Covered

opcode case

Coverpoint: <u>op_code_case</u> (covered 5 of 5 bins) (missing 0 of 5 bins)			100.00%	100.00%
bin ADD	1	71		Covered
bin SUB	1	72		Covered
bin MULT	1	65		Covered
bin DIV	1	74		Covered
bin XOR	1	83		Covered

two inputs case

Coverpoint: <u>input_A_case</u> (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%
bin all_ones	1	4		Covered
bin all_zeros	1	5		Covered
default bin random_data	1	441		Occurred
Coverpoint: <u>input_B_case</u> (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%
bin all_ones	1	2		Covered
bin all_zeros	1	1		Covered

Coverage Summary By Instance

UVM_pkg

Scope ▾	TOTAL ▾	Cvg ▾	Cover ▾	Statement ▾	Branch ▾	UDP Expression ▾	UDP Condition ▾	FEC Expression ▾	FEC Condition ▾	Toggle ▾	FSM State ▾	FSM Trans ▾	Assertion Attempted ▾	Assertion Passes ▾	Assertion Failures ▾	Assertion Successes ▾
TOTAL	100.00%	--	--	--	--	--	--	--	--	--	--	--	100.00%	--	0.00%	100.00%
uvm_callbacks	100.00%	--	--	--	--	--	--	--	--	--	--	--	100.00%	--	0.00%	100.00%
uvm_phase	100.00%	--	--	--	--	--	--	--	--	--	--	--	100.00%	--	0.00%	100.00%
uvm_component	100.00%	--	--	--	--	--	--	--	--	--	--	--	100.00%	--	0.00%	100.00%

Recursive Hierarchical Coverage Details

Weighted Average:				100.00%
Coverage Type ▾	Bins ▾	Hits ▾	Misses ▾	Coverage (%) ▾
Assertion Attempted	22	22	0	100.00%
Assertion Failures	22	0	-	0.00%
Assertion Successes	22	22	0	100.00%



THANK YOU

If you are interested in anything about UVM, don't
hesitate to contact me.

