



Presented By

Yasser Mohamed



### Wave



Sumber of tests run:						
Passed:	1					
Warning:	0					
Error:	0					
Fatal:	0					

## QUESTA COVERAGE REPORT

List of tests included in report...

# Design Scope → Coverage (%) → uvm\_pkg 100.00% uvm\_callbacks 100.00% uvm\_phase 100.00% uvm\_component 100.00% ALU\_pkg 100.00% Coverage Collector 100.00%

Coverage Summary by Structure:

#### Coverage Summary by Type:

Weighted Average:	100.00%			
Coverage Type ◀	Bins <	Hits ◀	Misses -	Coverage (%) ◀
Covergroup	13	13	0	100.00%
Assertion Attempted	22	22	0	100.00%
Assertion Failures	22	0	-	0.00%
Assertion Successes	22	22	0	100.00%

## COVERAGE SUMMARY BY INSTANCE ALU\_PKG

Scope: /ALU\_pkg

#### **Coverage Summary By Instance:**

Scope -	TOTAL •	Cvg -	Cover -	Statement -	Branch -	UDP Expression ◀	UDP Condition ◀	FEC Expression •	FEC Condition •	Toggle -	FSM State •	FSM Trans •
TOTAL	100.00%	100.00%										
Coverage_Collector	100.00%	100.00%										

## Questa Covergroup Coverage Report

Covergroups / Instances	<b>Total Bins</b>	<b>Covered Bins</b>	Coverage
Covergroup ALU_signals	13	13	100.00%
Instance <u>VALU_pkg::Coverage_Collector::ALU_signals</u> per_instance_true	13	13	100.00%

Covergroup type: ALU_signal	100.00%		
Coverpoints / Bins	Coverage		
Coverpoint: reset_case		100.00%	100.00%
Coverpoint: carry input case		100.00%	100.00%
Coverpoint: op code case		100.00%	100.00%
Coverpoint: input A case		100.00%	100.00%
Coverpoint: input B case		100.00%	100.00%

## Details

#### reset case

Covergroup instance: VALU_pkg::Coverage_Collector::ALU_signals									
Coverpoints / Bins	At Least	Hits	Goal	Coverage					
Coverpoint: reset_case (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%					
bin auto['b0]	1	449		Covered					
bin auto['b1]	1	1		Covered					

#### carry input case

Coverpoint: carry input case (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%
bin auto[0]	1	247		Covered
bin auto[1]	1	203		Covered

### opcode case

Coverpoint: op code case (covered 5 of 5 bins) (missing 0 of 5 bins)			100.00%	100.00%
bin ADD	1	71		Covered
bin SUB	1	72		Covered
bin MULT	1	65		Covered
bin DIV	1	74		Covered
bin XOR	1	83		Covered

#### two inputs case

Coverpoint: input A case (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%
bin all_ones	1	4		Covered
bin all_zeros	1	5		Covered
default bin random_data	1	441		Occurred
Coverpoint: <u>input B case</u> (covered 2 of 2 bins) (missing 0 of 2 bins)			100.00%	100.00%
bin all_ones	1	2		Covered
bin all_zeros	1	1		Covered

## 

Scope 4	TOTAL 4	Cvg ◀	Cover ◀	Statement 4	Branch 4	UDP Expression ◀	UDP Condition ◆	FEC Expression •	FEC Condition ◀	Toggle ◀	FSM State 4	FSM Trans ◀	Assertion Attempted ◀		Assertion Successes •
TOTAL	100.00%												100.00%	 0.00%	100.00%
uvm_callbacks	100.00%												100.00%	 0.00%	100.00%
uvm_phase	100.00%												100.00%	 0.00%	100.00%
uvm_componen	100.00%												100.00%	 0.00%	100.00%

#### Recursive Hierarchical Coverage Details

Weighted Average:	100.00%			
Coverage Type ◀	Bins ◀	Hits ◀	Misses ◀	Coverage (%) ◀
Assertion Attempted	22	22	0	100.00%
Assertion Failures	22	0	-	0.00%
Assertion Successes	22	22	0	100.00%

## 

If you are interested in anything about UVM, don't hesitate to contact me.