





## **AHB TO APB BRIDGE**






## AHB MASTER INTERFACE






### AHB SLAVE INTERFACE






## **ARCHITECTURE**






# **BRIDGE MODULE**





## AHB TO APB TRANSFER STATE MACHINE





# ST\_IDLE:-

During this state the APB buses and PWRITE are driven with the last values they had and PSEL and PENABLE lines are driven LOW.

The ST\_IDLE state is entered from:

- reset, when the system is initialized
- ST\_RENABLE, ST\_WENABLE, or ST\_IDLE, when there are no peripheral transfers to perform.

#### The next state is:

- ST\_READ, for a read transfer, when the AHB contains a valid APB read transfer
- ST\_WWAIT, for a write transfer, when the AHB contains a valid APB write transfer.



## ST\_READ:-

During this state the address is decoded and driven onto PADDR, the relevant PSEL line is driven HIGH, and PWRITE is driven LOW.

A wait state is always inserted to ensure that the data phase of the current AHB transfer does not complete until the APB read data has been driven onto HRDATA. The ST\_READ state is entered from ST\_IDLE, ST\_RENABLE, ST\_WENABLE, or ST\_WENABLEP during a valid read transfer. The next state will always be ST\_RENABLE.

ST\_WWAIT

This state is needed due to the pipelined structure of AHB transfers, to allow the AHB side of the write transfer to complete so that the write data becomes available on HWDATA. The APB write transfer is then started in the next clock cycle. The ST\_WWAIT state is entered from ST\_IDLE, ST\_RENABLE, or ST\_WENABLE, during a valid write transfer. The next state will always be ST\_WRITE



# ST\_WRITE:-

During this state the address is decoded and driven onto PADDR, the relevant PSEL line is driven HIGH, and PWRITE is driven HIGH. A wait state is not inserted, as a single write transfer can complete without affecting the AHB. The ST\_WRITE state is entered from:

- ST\_WWAIT, when there are no further peripheral transfers to perform
- ST\_WENABLEP, when the currently pending peripheral transfer is a write, and there are no further transfers to perform. The next state is:
- ST\_WENABLE, when there are no further peripheral transfers to perform
- ST\_WENABLEP, when there is one further peripheral write transfer to perform.



# ST\_WRITEP:-

During this state the address is decoded and driven onto PADDR, the relevant PSEL line is driven HIGH, and PWRITE is driven HIGH. A wait state is always inserted, as there must only ever be one pending transfer between the currently performed APB transfer and the currently driven AHB transfer. The ST\_WRITEP state is entered from:

- ST\_WWAIT, when there is a further peripheral transfer to perform.
- ST\_WENABLEP, when the currently pending peripheral transfer is a write, and there is a further transfer to perform. The next state will always be ST\_WENABLEP.



# ST\_RENABLE:-

During this state the PENABLE output is driven HIGH, enabling the current APB transfer. All other APB outputs remain the same as the previous cycle. The ST\_RENABLE state is always entered from ST\_READ.

- ST\_READ, when there is a further peripheral read transfer to perform.
- ST\_WWAIT, when there is a further peripheral write transfer to perform.
- ST\_IDLE, when there are no further peripheral transfers to perform.



# **ST\_WENABLE:-**

During this state the PENABLE output is driven HIGH, enabling the current APB transfer. All other APB outputs remain the same as the previous cycle. The ST\_WENABLE state is always entered from ST\_WRITE.

#### The next state is:

- ST\_READ, when there is a further peripheral read transfer to perform.
- ST\_WWAIT, when there is a further peripheral write transfer to perform.
- ST\_IDLE, when there are no further peripheral transfers to perform.



# ST\_WENABLEP:-

A wait state is inserted if the pending transfer is a read because, when a read follows a write, an extra wait state must be inserted to allow the write transfer to complete on the APB before the read is started. The ST\_WENABLEP state is entered from:

- ST\_WRITE, when the currently driven AHB transfer is a peripheral transfer.
- ST\_WRITEP, when there is a pending peripheral transfer following the current write. The next state is:
- ST\_READ, when the pending transfer is a read.
- ST\_WRITE, when the pending transfer is a write, and there are no further transfers to perform.
- ST\_WRITEP, when the pending transfer is a write.



## **APB** output signal generation:

The generation of all APB output signals is based on the status of the transfer state machine:

- PWDATA is a registered version of the HWDATA input, which is only enabled during a write transfer. As the bridge is the only bus master on the APB, then it can drive PWDATA continuously.
- PENABLE is only set HIGH during one of three enable states, in the last cycle of an APB transfer. A register is used to generate this output from the next state of the transfer state machine.



## **APB** output signal generation:

- PSELx outputs are decoded from the current transfer address. They are only valid during the read, write and enable states, and are all driven LOW at all other times so that no peripherals are selected when no transfers are being performed.
- •PADDR is a registered version of the currently selected address input (HADDR or the address register) and only changes when the read and write states are entered at the start of the APB transfer.
- PWRITE is set HIGH during a write transfer, and only changes when a new APB transfer is started. A register is used to generate this output from the next state of the transfer state machine.



## **APB** output signal generation:

• The APBen signal is used as an enable on the PSEL, PWRITE and PADDR output registers, ensuring that these signals only change when a new APB transfer is started, when the next state is ST\_READ, ST\_WRITE, or ST\_WRITEP.



## AHB output signal generation:

HRDATA is directly driven with the current value of PRDATA. APB slaves only drive read data during the enable phase of the APB transfer, with PRDATA set LOW at all other times, so bus clash is avoided on HRDATA (assuming OR bus connections for both the AHB and APB read data buses).

- HREADYout is driven with a registered signal to improve the output timing. Wait states are inserted by the APB bridge during the ST\_READ and ST\_WRITEP states, and during the ST\_WENABLEP state when the next transfer to be performed is a read.
- HRESP is continuously held LOW, as the APB bridge does not generate SPLIT, RETRY or ERROR responses.



### AHB TO APB SCHEMATIC

