Yatin Gilhotra

yatingilhotra999@gmail.com

@ gilhotra@synopsys.com

(+91)-82952-95003

September 20, 1996

☑yatingilhotra.github.io

Education

B. Tech. in Electronics & Communication Engineering
Delhi Technological University
(formerly Delhi College of Engineering)

August 2014 - May 2018

First Class with Distinction 81.54% Aggregate

Shastri Research Student Fellow

Class 12th CBSE (AISSCE)

PKR Jain Sr. Sec. Public School, Ambala

March 2014

96.6% Aggregate Maths Physics Chemistry English

Rank: 1/300 Awarded: Gold Medal for Academic Excellence

Experience

Analog and Mixed Signal Circuit Design Engineer

High Speed SerDes Design Group, Synopsys Inc. | Mentor: Mr. Biman Chattopadhyay, Senior Manager

August 2018 - Present

Pangalore, India

- · Youngest Analog Design Engineer in Synopsys' High-Speed SerDes Design group.
- 112Gb/s PLL: Currently working on 20-28GHz, and 25-32GHz Locking Range, power efficient Injection-Locked divide-by-2 Frequency Divider.
- 112Gb/s TX: Worked on Pre-Driver and Driver of an NRZ and PAM-4, 5-tap FFE, 1.2V, DAC based Transmitter on 7nm FinFET.
- · 10-1.6Gb/s Multi Protocol RX: 1-Tap Speculative, 5 Tap DFE, Samplers, Offset-Correction, Clock Tree, and Deserializer on TSMC-40nm.
 - · Designed a highly sensitive, energy efficient 5GHz **Dynamic Comparator** with low kickback, and random noise.
 - · Implemented low offset CMFB Loop for samplers. Extensive analysis done for high stability margins, good PSRR, and rms-noise.
 - Designed a high precision 256-bit thermometric Current Steering DAC with less than 1-LSB INL, having programmable range(1x-4x).
 - · Devised a **Skew Calibration** scheme for precise on-chip clock-data alignment. Designed **Clock Tree** for low DJ, RJ, and Phase Mismatch.
 - · Developed a programmable **Deserializer** solution compliant with all the targeted communication protocols.
- 12-0.25Gb/s Loopback: Designed a configurable Delay Locked Loop based Horizontal-Eye Built-In-Self-Test for HDMI2.1 TX production.
- **General Responsibilities:** Participating and critiquing in periodic design reviews. Reporting, and working closely with CAD teams in solving Custom Compiler™, HSPICE™, and FineSim™bugs. Conducting regular update meetings and design reviews with customers.

Shastri Research Student Fellow

Polystim Neurotechnologies Lab, Polytechnique Montreal | Mentor: Prof. Mohamad Sawan

iii June 2017 - August 2017

Montreal, Canada

- · One of the 12 selected candidates out of 500+ applicants from all over India for **Shastri Research Fellowship**.
- · Project: Design of an adaptive thresholding Smoothed-TEO based action-potential detector based on Qn-estimator of scale.
 - · Improved **Qn-STEO** spike detection algorithm from taking $O(N^2)$ time and space to warranting O(N) space, and $O(N \log N)$ time.
 - · Ran rigorous simulations on golden-truth data generated from the real extra-cellular neural recordings from hippocampus of a monkey.
 - New area-time efficient Qn-STEO spike detector achieves 97% and 53% accuracy metrics at SNR=7 and 3 respectively.

Research Assistant

Digital System Architecture and Design Research Group, Delhi Technological University | Mentor: Prof. Neeta Pandey

May 2017 - May 2017

New Delhi, India

· Developed an area-efficient, improved latency **Gauss-Jacobi** hybrid solver exhibiting **1.5x** speed-up in comparison to Jacobi implementation.

Research Intern

VLSI Design Tools and Technology Laboratory, Indian Institute of Technology-Delhi | Mentor: Assoc. Prof. Shouribrata Chatterjee

August 2016 - January 2017

New Delhi, India

- · Bandgap References: Designed a 0.5V, sub-picowatt 2-Transistor BGR, and a 1.2V high precision Brokaw's BGR in SCL's 180nm technology.
- · Op-Amp: Designed a 1V, 6odB, 600MHz UGB, two stage, miller compensated Op-Amp in UMC 65nm CMOS.

Technical Skills

Cadence Virtuoso ADE-L & XL Custom Compiler SAE OrCAD PSPICE Design Vision Verilog VHDL MATLAB C/C++

Python Web Development Jekyll HTML FEX

Publications

Joshi R., Raghuvanshi A., Gilhotra Y., Sharma S., Sharma S., Dalmia P., Pandey N.

An FPGA Based Floating Point Gauss-Seidel Iterative Solver

In: 14th IEEE INDICON, December 2017, IIT Roorkee

Oruganti S., Gilhotra Y., Pandey N., Pandey R.

OTRA Based Piece-Wise Linear VTC Generators and their application in High-Frequency Sinusoid Generation

Advances in Electrical and Electronic Engineering, Vol. 15, No. 5, 2017

Oruganti S., Gilhotra Y., Pandey N., Pandey R.

New Topologies for OTRA Based Programmable Precision Half-Wave and Full-Wave Rectifiers

💡 In: 2nd IEEE International Conference on Recent Developments in Control, Automation & Power Engineering, Oct. 2017, Noida

Other Academic Projects

Mapping Adaptive-Exponential Integrate-and-Fire Neuron Model to Picoampere Currents

Mentor: Prof. Rajeshwari Pandey

June 2019 - Present

Pangalore, India

- · Investigated Source-Voltage-Shifting and Reverse-Body-Biasing techniques in Stacked and Alternate Log-Domain topologies for current reduction, noise and mismatch.
- · Designed a Log-Domain Adaptive-Exponential Integrate-and-Fire Neuron with a Taylor approximated exponentiation circuit consuming 1pJ energy-per-spike at 300Hz firing rate.

Design of ULP, G_m-C OTA for Subhertz Applications using Weak Inversion and Dynamic Thresholding

Mentor: Prof. Rajeshwari Pandey

i January 2018 - May 2018

• Delhi Technological University

- · Studied the analog properties of a DTMOS transistor in subthreshold region, and implemented the findings for low power analog design.
- · Designed Chopper Stabilized OTA for low-frquency biomedical applications achieving nominally 25% power reduction against regular CMOS design, with lower input pair mismatch and flicker noise power.

Relevant Coursework

Analog Electronics Digital Electronics Network Analysis and Synthesis	Probability and Stochastic Processes
Signals and Systems Analog Integrated Circuits Digital System Design	Electromagnetic Theory Computer Architecture
Digital Signal Processing Microprocessors and Interfacing VLSI Design	Control Systems Embedded Systems
Optical Communication CMOS Integrated Circuits Wireless Communication MEMSx:Micro and Nano Fabrication	

Other Notable Positions and Achievements



Teaching Assistant

CMOS Integrated Circuits Lab: Gave lectures on op-amp design, and tutorials for performing simulations using Cadence Virtuoso™ (2018)




Captain, DTU Boys Badminton

Silver Medal at Aahvaan 18', a national level intercollegiate sports meet | Gold Medal at Arena 17', interdepartmental



tournament, DTU (2017-18)



Intern | Texas Instruments University Program

linking IOT-enabled Beaglebone with Whatsapp

By Smt. Smriti Irani, Minister of Human Resource

Development, India for being in top 0.1% students in the

Centre for Electronic Design and Technology, NSIT-Delhi

Developed a remotely controllable **Smart Irrigation System** by

All India Rank: 3113/1.2M+

Excellence Award

(2014)

(2015)

Shastri Research Student Fellowship

Awarded by Shastri Indo-Canadian Institute, Ministry of HRD, India | Selected among India's 12 most promising undergraduates for India's research exchange program with Canada (2016-2017)



Certificate of Merit by CBSE, in Instrumental Music (The Sitar)

Awarded to only **27** candidates in India, for exhibiting superior knowledge in Instrumental Music (2014)



Micro and Nano Fabrication (MEMSx)

Online course by **EPFLx** on edX

(2017)

Result: 95%

Silver Medal at SOF International Mathematics Olympiad

country All India Rank: 955/1M+

(2013)

(2014)