## Lecture 5:

# Twos Complement Integer Arithmetic

### Negation

The negation of a two complement integer can be formed by following the rules:

- 1. Take the Boolean complement of each bit of the integer (including the sign bit). That is, invert each bit.
- 2. Treating the result as an unsigned binary integer, add 1.

For instance, negating 18 and -18 for an 8 bit word are as follows

$$\begin{array}{rcl} +18 & = & 00010010 & (twos complement) \\ bitwise complement & = & 11101101 \\ & & & & \\ \hline & & \\ \hline & & \\ \hline & & & \\ \hline & &$$

There are two special cases to consider

**Zero** Whenever you negate zero, you will receive a carry that is outside the range of the word size. It is ignored.

**Maximum Negative Value** The range of an n bit word is  $-2^{n-1}$  to  $2^{n-1} - 1$ . Hence,  $-2^{n-1}$  cannot be negated; its negation is itself. So its positive representation is not possible.

$$+128 = 10000000$$
 (twos complement)  
bitwise complement = 01111111  
 $+ 1 \over 100000000 = -128$ 


#### Addition and Subtraction

Addition and subtraction of two complement integers can be implemented with a simple algorithm. To perform addition, you just need to do standard addition, but it ignores the carry bit that exceeds the length of the word. To perform subtraction, you need to find the two complement negation of the subtrahend, and

then, add it to the minuend. Furthermore, you need to look not for a possible *overflow* error. An overflow error can only occur when both operands have the same sign. If the result of the operation has a different sign than the operands, there is an overflow error.

$\begin{array}{rcl} 0010 & = & 2 \\ +\frac{1001}{1011} & = & -7 \\ & = & -5 \end{array}$	$ \begin{array}{rcl} 0101 & = & 5 \\ +1110 & = & -2 \\ \hline 10011 & = & 3 \end{array} $
(a) $M = 2 = 0010$	(b) $M = 5 = 0101$
S = 7 = 0111	S = 2 = 0010
-S = 1001	-S = 1110
$ \begin{array}{rcl} 1011 & = & -5 \\ + & 1110 & = & -2 \\ \hline 1001 & = & -7 \end{array} $	$ \begin{array}{rcl} 0101 &=& 5 \\ +0010 &=& 2 \\ 0111 &=& 7 \end{array} $
(c) $M = -5 = 1011$	(d) $M = 5 = 0101$
S = 2 = 0010	S = -2 = 1110
-S = 1110	-S = 0010
0111 = 7 + $0111 = 7$ 1110 = 0 overflow	$   \begin{array}{r}     1010 = -6 \\     + \underline{1100} = -4 \\     \hline     10110 = Overflow   \end{array} $
(e) $M = 7 = 0111$	(f) $M = -6 = 1010$
S = -7 = 1001	S = 4 = 0100
-S = 0111	-S = 1100

A diagram of the algorithm is as follows




SW = Switch (select addition or subtraction)

The diagram illustrates that the complement of the second register, B, (which would be the subtrahend if subtraction is the operation) is found, then both are feed to a switch which determines which one to use based on the operation being performed. Afterwards, the selected form of the second operand and the first operand are feed into a adder algorithm.

#### Multiplication

Multiplication is a more complicated operation to perform. There are several multiplication algorithms out there, but there are a few key factors to know such as the product of two n bit words is at most 2n bits and

multiplication is a sum of partial products. For unsigned binary integers, multiplication is achieved by using an adder and a shift operation. However, for twos complement (or, in general, when dealing with negative values) the algorithm becomes more difficult. One of the common common algorithms used to perform twos complement multiplication is the Booth's algorithm.



The algorithm starts by multiplier and multiplicand are placed in the Q and M registers respectively. There is also a 1 bit register placed logically to the right of the least significant bit  $(Q_0)$  of the Q register and designated  $Q_{-1}$ ; its use is explained shortly. Now, as each bit is examined, the bit to its right is also examined. If the two bits are the same (1-1 or 0-0), then all of the bits of the A, Q, and  $Q_{-1}$  registers are shifted to the right 1 bit. If the two bits differ, then the multiplicand is added to or subtracted from the A register, depending on whether the two bits are 0-1 or 1-0. Following the addition or subtraction, the right shift occurs. In either case, the right shift must maintain the sign bit of A and Q; hence, an arithmetic shift. For instance,

	M	0	0	A
nitial values	0111	Q <sub>-1</sub>	0011	0000
←A – M	0111 0111	0	0011 1001	1001 1100
hift Second cycle	0111	1	0100	1110
←A + M } Third hift cycle	0111 0111	1 0	0100 1010	0101 0010
hift } Fourth cycle	0111	0	0101	0001

In the following example, shows that the Booth's algorithm works for all sign combinations of operands

0111		0111	
× 0011	(0)	× 1101	(0)
11111001	1-0	11111001	1-0
0000000	1-1	0000111	0-1
000111	0-1	111001	1-0
00010101	(21)	11101011	(-21)

(a) 
$$(7) \times (3) = (21)$$

(b) (7)	X	(-3)	= (-	-21)
(0) (1)	, ,	( -)	-	-1)

1001		1001	
× 0011	(0)	× 1101	(0)
00000111	1-0	00000111	1-0
0000000	1-1	1111001	0-1
111001	0-1	000111	1-0
11101011	(-21)	00010101	(21)

(c) 
$$(-7) \times (3) = (-21)$$
 (d)  $(-7) \times (-3) = (21)$ 

(d) 
$$(-7) \times (-3) = (21)$$