

Arab Academy for Science, Technology & Maritime Transport College of Engineering & Technology Computer Engineering Department

Project Report

Course Title: Computer Architecture

Course Code: CC311

Semester: Spring 2021

Lecturer Name: Dr/ Ahmed AbouElfarag



Single Cycle MIPS Processor Using VHDL



Subscribed and Presented by:

Student Name: Youssef Mohamed Alaa Elsaied Barrima

Registration #: 18100743

Department: Computer Engineering

```
E Froject. Navigator (P.20131013) - D.N.A.S.T. fich termi/Computer Archeticsurs/LAB/NoussetBarrima_18100743-MPS_SingleCycle_YoussetMohamedBarrima_18100743-vise - [Instruction/Memory.shd]
File Edit View Project Source Process Jools Window Legout Help
   DOBE X CODE & BARRAL . COXXOCX CERTS
                                                                                                                                                            .. D 5 × 4
          Verm (*) (*) Implementation (*) (*) Simulation
                                                                                                                                                                                                              library IIII;
                                                                                                                                                                                                             use IEEE.STD LOGIC 1164.ALL:
          Herarchy
  싦
                  MPS_SingleCycle_YoussefMohamedBarrima_18100743
  E

☐ vc7a100t-3csg324

  R
                   MPS - Behavioral (MPS.vhid)
                                                                                                                                                                                                              entity InstructionNemory is
                                        U1 - MUX 2 to 1 - Behavioral (MUX 2 to 1 vhd)
                                                                                                                                                                                                                         Fort ( ReadAddress : in STD_LOGIC_VECTOR (31 downto 0):
Instruction : out STD_LOGIC_VECTOR (31 downto 0)
                                       U2 - SignExtend - Behavioral (SignExtend.vhd)
U3 - RegisterFile - Behavioral (RegisterFile.vhd)
                                                                                                                                                                                    4
  ø
                                       U4 - MUX_2_to_1 - Behavioral (MUX_2_to_1.vhd)
                                                                                                                                                                                                    11
                                                                                                                                                                                                             end InstructionMemory:
                                                                                                                                                                                    74
  120
                                       US - InstructionMemory - Behavioral (InstructionMemory.vhd)
                                       US - ALU_Control - Behavioral (ALU_Control.vhd)
                                                                                                                                                                                    74
                                                                                                                                                                                                    13 Architecture Behavioral of InstructionNemory is
                                        U7 - ALU - Sehavioral (ALU.vhd)
                                                                                                                                                                                    34
                                                                                                                                                                                                    14
                                       UB - DataMemory - Behavioral (DataMemory.vhd)
                                                                                                                                                                                                             type RAM InstructionNemory is array (0 to 127) of STD LOGIC VECTOR (7 downto 0);
                                                                                                                                                                                    0
                                       U9 - MUX_2_to_1 - Behavioral (MUX_2_to_1.vhd)
                                                                                                                                                                                                    16
                                         U10 - Controller - Behavioral (Controller.vhd)
                                                                                                                                                                                                               signal IN : RAM_InstructionNemory := { x 200 , x 200 , x 200 , x 200 , ... addi 0v0, Searc, 0
                                       U11 - PC - Behavioral (PC-vhd)
U12 - ADDER - Behavioral (ADDER.vhd)
                                                                                                                                                                                                                                                                                                                              x"20",x"00",x"00",x"00", -- addi 500, Seero, 4
                                                                                                                                                                                                                                                                                                                               x4204,x4664,x4004,x4004, --
                                                                                                                                                                                                                                                                                                                                                                                                             adds Sa2, Sa0, S
                                        U13 - ShiftLeft - Behavioral (ShiftLeft.vhd)
                                                                                                                                                                                                                                                                                                                               x"25", x"AT", x"00", x"00", -- addi fall, Sal, 0
                                                                                                                                                                                                    20
                                        U14 - ADDER - Behavioral (ADDER vhd)
                                                                                                                                                                                                                                                                                                                                **DO*, **DB*, **OO*, **DI*, --
                                                                                                                                                                                                                                                                                                                                                                                                             addi Sti. Seero, 1
                                                                                                                                                                                                    21
                                       U15 - MUX.2 to_1 - Behavioral (MUX.2 to_1.vhd)
                                                                                                                                                                                                    22
                                                                                                                                                                                                                                                                                                                              x"SC",x"C3",x"C0",x"C0", - im Svi, G($2)
x"SU",x"(1",x"C0",x"U1", - admi Sv0, Sv0,1
                                        U16 - ShiftLeft - Behavioral (ShiftLeft,vhd)
                                                                                                                                                                                                    23
                                        U17 - MUX 2 to 1 - Behavioral (MUX 2 to 1.vhd)
                                                                                                                                                                                                                                                                                                                              \mathbf{x}^{n}RC*, \mathbf{x}^{n}E3*, \mathbf{x}^{n}C0*, \mathbf{x}^{n}U0*, \cdots Hw Sv1, 0:(8a3) \mathbf{x}^{n}C0*, \mathbf{x}^{n}C6*, \mathbf{x}^{n}S0*, 
                                                                                                                                                                                                    25
                                                                                                                                                                                                                                                                                                                              x "000", x "E0", x "30", x "30", --- add Ea3, Sa3, SE0
x "000", x "60", x "10", x "32", --- alt St2, Sv1, St1
x "11", x "40", x "FF", x "FF", --- beq St2, Szero, loop(-7*4)
                                                                                                                                                                                                    27
  > 10 No Processes Running
  Processes MPS - Behavioral
                                                                                                                                                                                                                                                                                                                              x*00*,x*45*,x*10*,x*22*, -- sub $v0,$v0,$t1
other=>x*00*
                                                                                                                                                                                                    29
                                                                                                                                                                                                    30
  電
                              Design Summary/Reports
             □ %
                                                                                                                                                                                                    31
                                                                                                                                                                                                                                                                                                                      32
                               Design Utilities
  30
                                       Create Schematic Symbol
                                                                                                                                                                                                    32
                                                                                                                                                                                                    33 begin
                                      View Command Line Log File
                                       View HOL Instantiation Template
                                                                                                                                                                                                    24
                                                                                                                                                                                                                        Instruction <= IM(to_integer(unsigned(ReadAddress)))4
                                User Constraints
                                                                                                                                                                                                    36
                                                                                                                                                                                                                                                                   IM(to_inteper(unsigned(BeadAddress))+1)&
                                      View R7L Schematic
    Y
                                                                                                                                                                                                                                                                     DIE
                                                                                                                                                                                                                                                                                                                                                                 Design Summary (Synthested)
                                                                                                                                                                                                                                                                                                                   March State
                                                                                                                                                                                                                                                                                                                                                                                                    Instruction/Nemory shall
       Process "Synthesize - XST" completed successfully
  4
  Console 🔘 Errors 🗘 Warrengs 🐞 Find in Files Rasults
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            In 13 Col 1 VHDL
      > ISE Project Navigator (# 2013/1013) - DAAST\(6th term)Computer Archetictum\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusuefficierma_t8100743\)AB\\(0xusueffic
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                D.
      🖺 file Edit View Project Source Process Jooks Window Layout Help
        Dalla X COX COX - AABBAR S BEEC AR FEE 9
                                                                                                                                                             **** *
                                                                                                                                                                                                               library IREE;
use IREE.STD_LOGIC_lies.ALL;
use IREE.NOMERIC_STD.ALL;
              Vent (8) (8) Implementation (1) (6) Simulation
                                                                                                                                                                                     8
              Historichy

■ MS SingleCyple Voorseft/JohannedBattima, 18100743

■ Call 100+3cap238

■ Call 100+3cap238

■ Call MS SingleCyple, Voorseft/JohannedBattima, 18100743

DT - MUX, 2 to, 1 - Behavioral (MUX, 2 to, 1 whit)

DT - Biggisteride - Behavioral (Singlisteride whit)

DT - Biggisteride - Behavioral (Mux, 2 to, 1 whit)

DT - Biggisteride - Behavioral (Mux, 2 to, 1 whit)

DT - Biggisteride - Behavioral (Mux, 2 to, 1 whit)

DT - Biggisteride - Behavioral (Mux, 2 to, 1 whit)

DT - ALU - Control - Behavioral (Mux, 2 to, 1 whit)

DT - ALU - Behavioral (Mux, 2 to, 1 whit)

DT - MUX, 2 to, 1 - Behavioral (Mux, 2 to, 1 whit)

DT - ADDER - Behavioral (DDDR whit)

DT - ADDER - Behavioral (DDDR whit)

DT - MUX, 2 to, 2 - Behavioral (Mux, 2 to, 1 whit)

DT - Switteri - Behavioral (Switteride)

DT - MUX, 2 to, 2 - Behavioral (Mux, 2 to, 1 whit)

DT - MUX, 2 to, 3 - Behavioral (Mux, 2 to, 1 whit)

DT - MUX, 2 to, 5 - Behavioral (Mux, 2 to, 1 whit)
              Hierarchy
      ăi.
      6
                                                                                                                                                                                                               entity DetaMemory is
                                                                                                                                                                                                                            Torus (Address : in STD LOGIC VECTOR [31 downer 0);

NiteData : in STD LOGIC VECTOR [31 downer 0);

MexMend : in STD LOGIC

MexMite : in STD LOGIC

BeadData : out STD LOGIC

CLK : in STD LOGIC := '0'
      a.
      4
                                                                                                                                                                                     4
      a
                                                                                                                                                                                     24
                                                                                                                          uctionMemory.vhdi
                                                                                                                                                                                                     13
                                                                                                                                                                                     34
                                                                                                                                                                                                             and DataMemory:
                                                                                                                                                                                     0
                                                                                                                                                                                                     17 architecture Schawioral of DataMemory is
                                                                                                                                                                                                     19 type RAN DataHemory is array (0 to 127) of STD LOGIC VECTOR (7 downto 0);
                                                                                                                                                                                                                *ignal DM : RAM DataMemory := (
                                                                                                                                                                                                                                                                                                                     x "10", x "11", x "10",

x "10", x "14", x "15", x "12",

x "20", x "11", x "14", x "21",

x "20", x "15", x "14", x "21",

x "21", x "21", x "12", x "21",

x "21", x "21", x "21", x "21",

x "10", x "20", x "11", x "21",

x "10", x "20", x "11", x "21",
                                                                                                                                                                                                     25
                                                                                                                                                                                                     26
       > () to freema forwing
                                                                                                                                                                                                     25
      Processes: U6 - DataMemory - Behavioral
                Design Utilities
Create Schematic Symbol
View HDL Instantiation Template
      ŤÇ,
                                                                                                                                                                                                     32 begin
      30
                                                                                                                                                                                                     33
                                                                                                                                                                                                                 process (MemRead, HenWrite, CLE)
                      63
                                   Check Syntax
                                                                                                                                                                                                                 begin
                                                                                                                                                                                                                                                       if(folling_edge(CLN) and NemSead = '1' and NemSrite = '0') then ReadData (= DN(to_integer(unalgmed(Address)))))
       ≥ Start = Design () Files () Libraries
                                                                                                                                                                                     E Design Summary (Sunthessel) [ ]
                                                                                                                                                                                                                                                                                                                      DetaMenory, rid
                                                                                                                                                                                                                                                                                        MIPSING
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         # D 8 >
             Process "Synthesize - XST" completed successfully
           Started : "Launching ISE Text Editor to edit DataHencry.vhd".
       Console O Sinors & Warnings & Find to Flee Results
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       in 17 Cal 1 VHDL
```



