
CS M51A, Fall 2022, Assignment 4 (Total Mark: 100 points, 10%)

Due: Tue Nov 29th, 10:00 AM Pacific Time


Student Name: Yash Stah Student ID: 405 565 567

Note: You must complete the assignments entirely on your own, without discussing with others.

1. (8 Points) Consider the D flip-flop illustrated in the diagram below:




In the Figure below are traces of C and D; draw the resulting traces of QI and QE.



2. In class, we designed an SR-latch using NOR gates. Suppose instead we try to implement it using NAND gates as given below:

NAND:



(a) (4 Points) What setting of R and S sets Q to 1 and Q' to 0?

(b) (4 Points) What setting of R and S sets Q to 0 and Q' to 1?

(c) (4 Points) What setting of R and S sets Q to Q and Q' to Q'?

- 3. A PN flip-flop has four operations: 0(reset), 1(set), no change (output remains unchanged) and toggle (output changes to its complement), when inputs P and N are 00, 01, 10, 11, respectively.
 - (a) (4 Points) If we use Q(t) to represent the output of a PN flip-flop at time t, fill in the following table:

P	N	Q(t+1)
0	0	6
0	1	
1	0	a <mark>l</mark> k)
1	1	۵٬ <mark>۷</mark> ٤

(b) (4 Points) Write the expression for Q(t+1) in terms of present input (P and N) and state Q(t)

₽	N	6 60	Q(m)
0	6	0	D
0	٥	1	0
0	1	0	1
0	l.	· ·	1
t	٥	Đ	0
1	ı	0	ı
ι	Ð	1	ı
ŧ	1	ŧ	0

and state
$$Q(t)$$
. N' N


$$P(t) = N(Q(t))^{p} + NP(t)^{p} + NP(t)$$

$$Q(t+1) = N(Q(t))^{p} + NP(t)^{p} + NP(t)^{p}$$

(c) (8 Points) Show the state transition table and state diagram of a PN flip-flop with input $(P \in \{0, 1\})$ and $N \in \{0, 1\}$, output (z = Q(t)) and state $(Q(t) \in \{0, 1\})$.

(d) (4 Points) Show how a PN flip-flop can be converted to a D flip-flop.

4. We would like to analyze the following sequential network. It has two input bits x_1 and x_0 , with a single output bit z. Note, both D Flip-flops connect to the same CLK, not shown in the figure for simplicity.




(a) (4 Points) Write expressions for z, $y_1(t+1)$ and $y_0(t+1)$ in terms of inputs $(x_1$ and $x_0)$ and present states $(y_1$ and $y_0)$.

(b) (4 Points) Using the expressions, fill in the table below.


PS		Output			
$y_1(t)y_0(t)$	00	01	10	11	z
00	10	01	11	01	1
01	10	1.1	10	l (o
10	1 0	00	ŧi	0 (o
11	10	lo	10	10	•

(c) (4 Points) Is this a Moore or Mealy machine?

(d) (4 Points) Draw the state diagram for this system



5. We would like to analyze the sequential system shown below. It is a autonomous counter which outputs a fixed string of numbers. The system does not have any input and the output changes at every clock cycle.




a) (6 Points) Write the expressions for T2, T1, and T0.


b) (6 points) Show the state transition table for the system, indicating the next states for each present state.

Present			Next					
02	Ø,	Q _O	互	7,	T0	۵۶	Q,	Q,
0	Ð	٥	١	٥	0	l	0	0,5
0	0	1	l	l	t	ı	•	
0	l	٥	٥	ı	١	٥	0	
6	١	l	l	ì	l	1	0	
ı	0	0	0	0	١	l	0	14 / /
ι	٥	1	l	1	ł	٥	ŧ.	
•	ι ι	0	١	1 1	0	٥	Ð (
	ı	, 1	1	1	1	0	0	0
			ı					

c) (4 points) Draw the state transition diagram of the system.




6. The following sequential system implements a pattern detector.



(4 Points) What pattern does this system detect?

Since the two D-flip flips have inventors appealed at the end of
$$H$$
, for $2H^2=1$, Q was to equal O (invaried to O) and $r(G)=1$

- 7. Using D flip-flops, design a sequential system with one binary input x(t) and one binary output z(t). The output is 1 whenever pattern 001 are observed; otherwise the output is 0.
 - a) (4 Points) Draw the state diagram for this system





b) (4 Points) Draw the state transition table

		Ing		
	PS ——	×=0	X=0 x=1	
s _o	00	١٥	60	0
s	0 1	10	٥٥	٥
52	10	10	11	0
58	1)	01	00	١

c) (4 Points) Draw the K-maps for each D (input of D flip-flops) and output z


PS	input	N 6	DA	Ug	Z
00	o	0 (0	+	
 00	1	00	0	o	٥
9	0	lo	1	٥	
0 1	١	60	o	٥	6
10	o	10	ı	0	
10	l	1.1	ı	١	0
11	0	0 1	0	1	
1.)	1	00	0	0	1





d) (4 Points) Write switching expressions for each D (input of D flip-flops) and output

e) (4 Points) Draw your gate-level design (using gates and D flip-flops)




8. (4 Points) Using the following decoder, AND and OR Gates, implement the following function. Please show which decoder's input must be connected to x, y and z.

$$z_1 = xy'z+x'yz'+x'yz$$

 $z_2 = xyz+xyz'+x'yz$

		52	5 ,	5,		
		*	4	z		
•	D,	0	0	٥	- '√'z'	
	٥,	6	0	ı	*12	
	02	9	١	۰	×y z	Zı
	03	٥	l	1	プリマ	21,22
	Dy	١	0	0	×4'2'	
	04	١	0	ı	×y'z	2,
	D,	١	١	٥	×42'	22
	D ₁	ì	1	ı	xyz	Z



$$Z_1 = D_2 + D_3 + D_5$$

 $= x'yz' + x'yz + xy'z$
 $Z_2 = D_2 + D_1 + D_7$
 $= x'yz + xy'z' + xy'z$