

Q14

For hardware —

- 1 cycle for add
- 1 cycle to shift w/ multi (simultaneous)  $\Rightarrow 8 \cdot 3 \cdot 4 = 96$  time units
- 1 cycle to check and finish

For software —

- 2 cycle for add (determine instruction and execute add)
- 2 cycle to shift w/ multi  $\Rightarrow 8 \cdot 5 \cdot 4 = 160$  time units
- 1 cycle to check and finish

Hardware — 96 time units

Software — 160 time units

Q15

if 32 bits require 31 address needed to perform a multiply  $\Rightarrow$  32 bits wide  $\Rightarrow$  7 address needed

4 time units for each address  $\Rightarrow 7 \cdot 4 = 28$  time units

Q16


Tree structure diagram  $\Rightarrow \log_2(n \text{ bits wide}) = \text{levels to place address}$

8 bits wide  $\Rightarrow$  7 address in 3 levels

$\log_2(8) = 3 \Rightarrow 3 \cdot 4 = 12$  time units to perform multiply in 3 levels w/ 7 address


### 328

#### Ripple carry



4 bit carry  $\cdot 2T$  for each adder =  $8T$  for 4 bit ripple carry adder

#### Carry lookahead



Each computation is done in  $2T$  because computed in parallel  $\Rightarrow 2T$  for carry lookahead

$$CLA = \frac{RC}{4}$$

### 829

16 bit ripple carry  $\Rightarrow$  2T for each 1 bit adder  $\Rightarrow 16 \cdot 2T = 32T$  to compute ripple carry

4 4-bit groups for carry look ahead  $\Rightarrow$  2T for each 4 bit carry lookahead as shown in B.28  $\Rightarrow 2T \cdot 4 = 8T$  for carry lookahead

$$CLA = \frac{RC}{4}$$

### 830

64 bit adder using 4 bit groups  $\Rightarrow$  16 bit adder w/ 1 bit groups  $\Rightarrow 32T$  for ripple carry from B.29

16 bit groups use CLA using 4 bit groups  $\Rightarrow$  2T for each 4 bit CLA  $\Rightarrow 2T \cdot 4 = 8T$  for carry look ahead

$$CLA = \frac{RC}{4}$$