

Problem 4.16

4.16.1)

slowest datapath stage = 10 = 350 ps  $\Rightarrow$  clock cycle time for pipelined = 350 psadded datapaths = 250 + 350 + 150 + 300 + 200 = 1250 ps  $\Rightarrow$  clock cycle time for non-pipelined = 1250 ps

4.16.2)

$$lw = 20\% = \frac{1}{5} \Rightarrow \text{total latency} = 5 \cdot \text{clock cycle of pipelined}$$

$$= 5 \cdot 350 \text{ ps}$$

$$= 1750 \text{ ps}$$

$$\text{latency pipelined} = 1750 \text{ ps}$$

$$\text{total latency} = \text{clock cycle of non-pipelined}$$

$$= 1250 \text{ ps}$$

$$\text{latency non-pipelined} = 1250 \text{ ps}$$

4.16.3)

Split ID because it has the longest cycle time. That means each stage now has 175 ps cycle times in each.

That makes the new clock cycle time the next largest stage, which is now the MEM stage, that is, 300 ps.

$$\text{Split ID, new cycle time} = 300 \text{ ps}$$

4.16.4)

$$\text{utilization of data memory} = lw + sw$$

$$= 20\% + 15\%$$

$$= 35\% \text{ data memory utilization}$$

4.16.5)

$$\text{utilization of the write-register port} = rw + \text{jump}$$

$$= 45\% + 20\%$$

$$= 65\% \text{ utilization}$$

$$= 1 - \text{data memory utilization}$$

## Problem 4.21

4.21.1)

```
add $s3, $s1, $s0
nop
nop
lw $t2, 4($s3)
lw $t4, 0($s2)
nop
or $s2, $s3, $t2
nop
nop
sw $t2, 0($s3)
```

4.21.2) The instructions are interleaved so we cannot remove any NOP's

4.21.3) The processor returns false — the processor is unable to format the data and thus returns false values.

4.21.4)

ADD	FP	FD	FX	M	W				
LW		FP	FD	FX	M	W			
LW			FP	FD	FX	M	W		
OR				FP	FD	FX	M	W	
SW					FP	FD	FX	M	W

4.21.5) no additional outputs are needed

4.21.6) AssuAs

cycles 1, 2, 3 — IF/ID unit = 1, control mux = 0

cycles 4, 5 — IF/ID unit = 0, control mux = 1

## Problem 4.28

4.28.1) Branch outcomes determined in EX  $\Rightarrow$  ID, IF, and EX contribute to stall cycles due to mispredicted branches  
 $\Rightarrow 1 + 1 + 1 = 3$  stall cycles

$$\begin{aligned}\text{increase in CPI} &= \# \text{ stall cycles} \cdot \text{freq} \cdot (1 - \text{always taken}) \\ &= 3 \cdot 25\% \cdot (1 - 45\%) \\ &= 3 \cdot .25 \cdot .55 \\ &= 0.413\end{aligned}$$

$$\text{extra CPI} = 0.413$$

$$\begin{aligned}4.28.2) \quad \text{extra CPI} &= 3 \cdot 25\% \cdot (1 - \text{always not taken}) \\ &= 3 \cdot .25 \cdot (1 - 55\%) \\ &= 3 \cdot .25 \cdot .45\end{aligned}$$

$$\text{extra CPI} = 0.338$$

$$\begin{aligned}4.28.3) \quad \text{extra CPI} &= 3 \cdot 25\% \cdot (1 - 20\% \text{ neither}) \\ &= 3 \cdot .25 \cdot (1 - 80\%) \\ &= 0.75\end{aligned}$$

$$\text{extra CPI} = 0.113$$

4.28.4) Convert branch instruction to some ALU instructions  $\Rightarrow \text{freq} \cdot \frac{1}{2} = 25\% \cdot \frac{1}{2} = .125$

$$\begin{aligned}\text{extra CPI} &= 3 \cdot (1 - 85\%) \cdot .125 \\ &= 0.056\end{aligned}$$

$$\text{speedup} = \frac{1 + 0.113}{1 + 0.056}$$

$$\text{speedup} = 1.054$$

4.28.5)

$$\text{current CPI} = 1.113$$

$$\text{new CPI} = 1 + (1 + 3(0.113))(0.25)(0.5) = 1.181$$

$$\begin{aligned}\text{speedup} &= \frac{\text{current CPI}}{\text{new CPI}} = \frac{1.113}{1.181} \\ &= 0.94\end{aligned}$$

$$94\% \text{ speedup}$$

4.28.6)

80% of all executed branch instructions are easy-to-predict

$$\begin{aligned}\text{accuracy} &= \frac{\# \text{ instr.} \cdot (85\% - 80\%)}{\# \text{ instr.} \cdot (100\% - 80\%)} \\ &= \frac{0.05}{0.20}\end{aligned}$$

$$\text{accuracy} = 0.25 \quad \text{accuracy} = 25\%$$