COA


CHAPTER:

REGISTER TRANSFER AND MICROOPERATIONS:

(1) blow the block diagram of the hardware that implements the following register transfer statements:

Y 72 ° R2 ← R1 , R1 ← R2

Soln



(2) The outputs of four registers, Ro. R1, R2, R3, are connected through 4-to-1-line multipleners to the imputs of a fifth segister, R5. Each register is 8 bits long. The required transfers are dictated by 4 lining variables to through 73 as follows:

To : R5 ← RO

T, ° R5 ← R1

T2: R5 ← R2


T3: R5 ← R3.

The timing variables are mutually exclusive, which orders only one variable us equal to I at any given time, while the other three are iqual to 0. Draw a block diagram showing hardware implementation of the register transfers. Include the connections necessary from the four timing variables to the relection imputs of the multiplexers

and the load input of elegister R5.

Solu

Hardware implementation:



$$S_0 = T_1 + T_3$$


$$load = T_0 + T_1 + T_2 + T_3$$

To	T	To	Tol	Sı	So	Load
10	THE REAL PROPERTY.	0	0	X	X	0
1	0	0	0	10	0	1
0	da	0	0	0	1	1
0	0	1	0	10	0	1
0	0		01	1	Low	1

(3) Represent the following conditional statement by two sugister transfer statement with content functions.

If (P = 0) then (R1 \in R2) else if (Q=1) then

ly exelutive.




Scanned with CamScanner

- (6) & digital computer has a common bus eyetern for 16 registers of 32 bits each. The bus its constructed with multiplexers.
 - (a) Hav many selection inputs are there in each multiplexers?
 - (b) what sixe of multiplexeus are needed?
 - (c) How many multipleners are there in the bus?

Am 16 registers, 32 bits each.

- (a) 4 relation lines to select one of the 16 registers
- (6) 16 XI sixe multiplexus
- (c) 32 multiplexers are needed.
- (4) The following transfer statements specify a memory of Explain memory exercition in each case.
 - (a) R2 M[AR]
 - Read mensey word specified by the address in AR into register R2.
 - (b) M[AR] R3
 - Store content of register R3 into due memory word specified by the adoless in AR.
 - (0) Res M[RS]
 - Read memory word specified by the address in RS and transfer content to RS (dutrous previous value).




(10) consider the following register transfer = statement for two 14- bit register RI & R2.

217: R1 - R1 + R2


Every time that variable T=1, lither the content of R2 is added to the content of R1 if x=1, or the content of R2 is transferred to R1 if x=1, x=0. Drow a diagram showing the hardware implementation of the two statements.

Solu HARDWARE IMPLEMENTATION




(1) llung a 4 bit rounder with parallel load and a 4 bit adder, duaw a block diagram that shows how to Emplement the following statements:

 $x: RI \leftarrow RI + R2$ Add R2 to R1 $2'Y: RI \leftarrow RI + I$ Increment R1



Sola Ducrementer


A +2's complement of 1




(14) Assume that the 4-bit outhmatic sircuit is enclosed in one 10 package. Show the connections among two such 10s to form an 8-bit anothernatic circuit.

8- bit with matic orcuit

(15) Derign an arithernatie réscrit with one selection variable s'and two n-bit data inputs A and B. The circuit generates the following four arithematic aperations in conjunction





(18) Register A holds the 8-bit binary 11011001. Determine the B operand and the logic microoperation to be performed in order to change the value of A to (a) 01101101 (b) 1111101
<u>Soln</u> (a) selective complement operation.
$\begin{array}{c} A \longrightarrow 11011001 \\ B \longrightarrow 10110100 \end{array}$
A ⊕ B — → 01101101
(b) belietive - set operation.
A> 11011001
B -> 1111100
AVB -> 1111101
(19) The 8- bit registers AR, BR, CR and DR initially have the following values:
AR = 11110010
BR = 1/1/1/1/1/
CR = 10111001 DR = 11101010
D. 1419101010
Determine dhe 8- bit values in each
following sequence of microoperations
AR + AR + BR Add BR to AR

CR CRADR, BR BR+1

. Add DR to CR,

AR - CR

, Subtract CR from AR

Solu (a) AR - AR + BR.

+ 111111111

AR = 11110001 , BR = 11111111

(b) CR ← CRADR, BR ← BR+1

 $CR \rightarrow 10111001$ $DR \rightarrow 11101010$ $CR \land DR \rightarrow 10101000$

CR = 10101000 BR = 00000000

(e) AR < AR - CR

 $\frac{CR \rightarrow 11110001}{01001000}$

AR = 01001001 BR = 00000000 CR = 10101000 DR = 11101010

(20) An 8-bût register contains the binary value 10011100. What is the register value ofter an arithmatic shift night? Harting from initial number 10011100,

BR→11111111 +1

detremine the engister value after an authernatic shift left, and state whether Mue is an overflow. Sola enitial number: 10011100 Arithematic Shiff right: 11001110 Axithunatic shift loft: 00111000 - overflow bicause a -ve number changed to the. (21) Starting from an initial value of R = 110/11101, determine the sequence of binary values in Rafter a logical shift left, followed by a circular shift night. followed by a logical shift-Light and a circular shift Solu R = 11011101 Logical shift left: 10111010. circular Mift sight: 01011101 Rogical Shift right: 00101110 Circular Shift left: 01011100. (22) - what is the value of output it in Fig 5.12 if input A is 1001, S=1, IR=1 and I, = 0. Soln 91 S=1,

Ihm Shift left operation

Ao AI A2 A3 FL 10010 2 1 1 1 1 H= 0010 (Shiff left) 223 What is verong with the following engister franker statements: a) $\chi T: AR \leftarrow \overline{AR}$, $AR \leftarrow 0$. Cannot complement and clear the same register at ithe same time. (b) yT; R1 ←R2, R1←R3 Cannot transfer tres differend values (R2 & R3) to the same suggister (RI) at ithe same time (C) XT: PC < AR, PC < PC+1 Cannot transfer a new value into a segister (PC) and increment the original value by one at the lashe time.