Op-code ADC A,(HL) ADC A,n8 ADC A,r8 ADD A,HL) ADD A,HL) ADD A,n8 ADD HL,r16 ADD SP,e8 AND (HL) AND n8 BIT n3,(HL) BIT n3,(HL) BIT n3,(HL) CCF CP (HL) CP n8 CPL DAA DEC (HL)	(HL) BC,DE,HL,SP	(HL) R 8-bit integer R A,B,C,D,E,H,L,R (HL) R 8-bit integer R A,B,C,D,E,H,L,R BC,DE,SP 8-bit offset 0 (HL) R 8-bit integer R A,B,C,D,E,H,L,R (HL) R 16-bit addr 16-bit addr (HL) R 8-bit integer R A,B,C,D,E,H,L,R (HL) R R A,B,C,D,E,H,L,R (HL) R R A,B,C,D,E,H,L,R R (HL) R	DRR 2 1 DRR 2 2 DRR 2 2 DRR 4 2 DRR 4 2 DRR 4 2 DRR 5 1 DRR 6 3 DRR 1 1 DR 7 3 1 DR 7 1 DR 7 3 1 DR 7 1 DR 7 3 3 1	Total Control of the	CALL X CCF CP x CP x CP L DAA DEC X DI EE H HALT INC x IP c, x	Add y to x AND x to A Test bit b of x If condition c is true Call subroutine at x Complement carry f Compare A with x Complement (1's) Decimal adjust A to Decement x by I Disable interrupts Enable interrupts Halt (wait for interru Increment x by I If condition c is true Jump to location x If condition c is true Jump relative by d Load x with y (move Load A with (HL), I No operation OR x to A Pop x from top of st Push x onto top of st Reset bit b of x (to C Return from subrout If condition c is true Return from subrout If condition c is true Return from interrup Call subroutine at x Subtract y+CY from	(push PC and jump to x) lag complement) filer add/sub of BCD data upt or reset) jump to location x jump relative by d e y to x) DEC HL NC HL ack updating SP ack updating SP ine (POP PC) return from subroutine of (1 byte instruction)		B C E C C C C C C C C	es e	R CY 7-A CY - RA 7-7-RL 0 - CY -	7 ← 0 ← CY 7 ← 0 ← CY		OTAKU NO GAMEBOY	Gameboy Crib Sheet V1.0 99/08/23 http://www.otakunozoku.com/gameboy.html
JR cc,n8 JR n8 LD (C),A LD (HL),n8 LD (HL),r8 LD (n16),A LD (n16),A LD (n16),A LD A,(C) LD A,(n16) LD A,(r16) LD HL,(SP+e8) LD r16,n16 LD r8,(HL) LD r8,n8 LD r8,r8 LD SP,HL LDD (HL),A LDD A,(HL) LDH (n8),A LDH A,(n8) LDI (HL),A LDI A,(HL)	PC PC (C) (HL) (HL) (16-bit addr) (16-bit addr) (16-bit addr) (BC),(DE),(HL) A A A HL BC,DE,HL,SP A,B,C,D,E,H,L A,B,C,D,E,B,L A,	8-bit integer 8-bit integer A 8-bit integer A,B,C,D,E,H,L A SP A (16-bit addr) (BC),(DE),(HL) (SP-8-bit off) 16-bit int (HL) 8-bit integer	3/2 2 3 2 1 3 2 2 1 4 3 3 2 2 1 2 1 2 1 2 1 2 1 2 1 3 2 2 1 1 2 1 3 3 2 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2		SCF SET b,x STOP SUB x XOR x	Set carry flag (to 1) Set bit b of x (to 1)in Stop CPU until P1-P Subtract x from A XOR x to A XOR x to A BE ADC A,Sxx BE ADC A,(HL) BF ADC A,B BB ADC A,C BB ADC A	EB 70 BIT 6.B CB 71 BIT 6.C CB 72 BIT 6.C CB 72 BIT 6.C CB 73 BIT 6.C CB 74 BIT 7.C CB 75 BIT 7.C CB 75 BIT 7.C CB 78 BIT 7.C	32 22 3E	Derformed Derformed	Set if a subtract in the last mat if carry occur or if A is less to tif carry occur or if A is less to Not Use	h operation y occurred froi st math operati red in last mat han value for 0 d d d d C8 D9 CB 16 CB 17 CB 10 CB 11 CB 12 CB 12 CB 12 CB 12 CB 13 CB 16 CB 17 CB 10 CB 17 CB 10 CB 11 CB 12 CB 12 CB 13 CB 16 CB 17 CB 10 C	RETZ RETI RICHL) RL B RL C RL D RL E RL H RL H RL A RL C RL D RL E RL H RL A RL C RL D RL E RL H RL A RL C RL D RL E RL H RL A RL C RL D RL E RL H RL A RL C RL C RL D RL E RL H RL RL R RL C RL C RL C RL C RL C	CB D8 CB D9 A CB DB E6 CB E6 CB E1 CB E2 CB E2 CB E2 CB E2 CB E2 CB E2 CB E3 CB E4 S C	SET 3,B SET 3,C SET 3,D SET 3,L SET 3,L SET 4,A SET 4,B SET 4,C SET 4,C SET 4,C SET 4,C	
NOP OR (HL) OR (BL) OR n8 POP r16 PUSH r16 RES n3,(HL) RES n3,r8 RET RET cc RETI RL (HL) RL r8 RLA RLC (HL) RLC r8 RLCA RR (HL) RR r8 RRA RRC (HL) RRC r8 RRCA RST f SBC A,(HL) SBC A,r8 SCF SET n3,(HL) SET n3,r8	A A A A A A AF,BC,DE,HL (SP) Bit in Memory Bit in Register PC PC (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A (HL) A,B,C,D,E,H,L A A Carry Flag Bit in Memory	(HL) R 8-bit integer R A,B,C,D,E,H,L R (SP) AF,BC,DE,H,L (HL) A,B,C,D,E,H,L Condition Flag (HL) R A,B,C,D,E,H,L R A 0 (HL) R A,B,C,D,E,H,L R A 1 (HL) R A,B,C,D,E,H,L R A 1 (HL) R R A,B,C,D,E,H,L R A,B,C,D,E,H,L R A,B,C,D,E,H,L R A,B,C,D,E,H,L R	0 0 0 2 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2			22	DC bb aa CALL C.Saabb D4 bb aa CALL C.Saabb C4 bb aa CALL N.Saabb C5 bb aa CALL S.Saabb D6 CP C D7 B D8 CP B D9 CP C D8 CP B D8 CP C D9 CP C D	0 E E E E E E E E E E E E E E E E E E E	LID A,D LID A,E LID A,E LID A,E LID A,E LID A,E LID A,E LID B,E LID B,E LID B,E LID B,E LID B,C LID B,E LID C,C LID C,C LID C,C LID C,C LID C,D LID C,E LID C,L LID C,E LID D,E LID E,E LID H,A LID H,A LID H,A LID H,A LID H,A LID H,B	CB 86 RES 0, CB 87 RES 1, CB 87 RES 1, CB 87 RES 1, CB 87 RES 0, CB 87 RES 1, CB 87 RES 2, CB 97 RES 3, CB 97	HIL) CB 01. A CB 02. A CB 03. CB 18. CB 19. CB 18. CB 19. CB 18. CB 19. CB 19. CB 10. CB 08. CB 09. CB 08. CB 08. CB 09. CB 08. CB 08. CB 09. CB 08. CB 08	RLC C RLC D RLC E RLC D RLC E RLC H RLC H RLC H RLC A RR A RR A RR A RR A RR A RR B RR C RR D RR E RR H RR C RR H RR C RR C RR T RR C RR C RR C RR C RR C	CB E5 CB E7	SET 5,(H SET 5, H SET 5, B SET 6, C SET 6, B SET 6, C SET 6, B SET 6, C SET 6, B SET 7, B SET	n.)
SLA (HL) SLA 18 SRA (HL) SRA 18 SRL (HL) SRL 18 STOP SUB (HL) SUB 18 SUB 18 SWAP (HL) SWAP 18 XOR (HL) XOR 18 XOR 18	A,B,C,D,E,H,L (HL) A,B,C,D,E,H,L (HL)	A,B,C,D,E,H,L R (HL) R A,B,C,D,E,H,L R (HL) R A,B,C,D,E,H,L R (HL) R 8-bit integer R A,B,C,D,E,H,L R (HL) R (HL) R	0 0 R 2 2 2 2 0 0 R 4 2 2 0 0 R 2 2 2 0 0 R 4 2 2 1 1 2 1 1 1 R R 2 1 1 1 0 0 0 0 4 2 2			CB 5A BIT 3.D CB 5B BIT 3.E CB 5C BIT 3.H CB 5C BIT 3.H CB 6C BIT 4.(HL). CB 6C BIT 4.D CB 6C BIT 5.D CB 6C BIT 5.D CB 6B BIT 5.	22 bb aa JP N.Z.Saabb 2A bb aa JP Z.Saabb 18 xx JR Sxx 30 xx JR C.Sxx 30 xx JR N.Z.Sxx 28 xx JR Z.Sxx 88 bb aa D (Gaabb),SP 80 xx LD (Gx,J,A 12 LD (G),A 12 LD (HL),B 77 LD (HL),B 70 LD (HL),B 71 LD (HL),D 72 LD (HL),D 73 LD (HL),D 73 LD (HL),D	60 61 62 63 64 65 21 85 86 86 86 86 86 86 86 86 86 86 86 86 86	LD H,C LD H,D LD H,E LD H,H LD H,L LD H,E LD H,L LD H,E LD H,L LD L,Sx LD L,Sx LD L,C LD L,C LD L,C LD L,E LD L,B LD L,C LD L,B LD L,C LD L,C LD L,C LD L,C LD L,D LD L,E LD L,C	EB AC RES 5,1 EB AD RES 6,1 EB AD RES 6,1 EB B7 RES 6,1 EB B7 RES 6,1 EB B8 RES 6,1 EB B1 RES 6,1 EB B2 RES 6,1 EB B2 RES 6,1 EB B3 RES 6,1 EB B4 RES 6,1 EB B4 RES 6,1 EB B5 RES 7,1 EB B8 RES 7,1 EB B9 RES 7,1 EB	CB C3 A CB C5 A CB C5 CB C6 CB C7 CB C8 CB C9 A C8 CB CB C8 CB C9 A C8 CB CB C8 CB C	SET 0.D SET 0.D SET 0.H SET 0.H SET 1.H SET 1.A SET 1.A SET 1.A SET 1.B SET 1.B SET 1.B SET 1.B SET 1.B SET 1.B SET 1.C SET 1.C SET 2.C SET 3.A	CB 3C CB 3D 10 00 D6 xx 97 90 91 92 93 94 95 CB 37 EE xx AE AF AB AB AA AA AB	SRL H SRL L STOP SUB SAX SUB A SUB B SUB C SUB C SUB D SUB C SUB B SUB C SUB H SUB L SWAP A XOR SUB A XOR C XOR D XOR E XOR L	(III

Register	Purpose	Comment		Bit	Addr	Register Purpose Comment Bit Addr Range
P1	Read Jovpad Info	P1F 5 P1F 4	W	5 4	FF00	RAMG RAM/Clock write protect Write \$0A to enable 0000 1FFF
		P1F 3	R	3		ROMB ROM Bank Select \$00 to \$7F = Rom Bank # 2000 3FFF 2 RAM Bank/Clock Select Note 1 4000 5FFF 2 RAM Bank/Clock Select 2 RAM Bank/Clock Sel
		P1F 2 P1F 1	R R	2		RAM Bank/Clock Select Note 1 4000 5FFF 00 X
		P1F 0	R	0		SEC (\$08) Seconds Counter 4000 5FFF 0 1 X X 1 1 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
SB SC	Serial Transfer Data Serial I/O Control		R/W R/W		FF01 FF02	MIN (\$00) Minutes Counter 4000 5FFF 03 X 1 X
DIV	Timer Divider		R/W		FF04	E HRS (\$0A) Hours Counter 4000 5FFF 05 X 2
TIMA TMA	Timer Counter Timer Modulo		R/W R/W		FF05 FF06	DAYH (SOC) Day Counter/Control MSB of Day Counter 0 4000 5FFF 08 X X 09 X X 09 X X X X
TAC	Timer Control	Timer start/stop	R/W	2	FF07	Start/Stop Clock Counter 6 4000 5FFF Day Counter Carry (Note 3) 7 4000 5FFF
IF	Interrupt Flag	Timer speed	R/W R/W	0-1	FFOF	Day Counter Carry (Note 3) 7 4000 5FFF OC X X X NOTE 1: Values \$00 to \$03 select the RAM Bank #. Values \$08 to \$0C select a Clock register OD X X X X X X X X X X X X X X X X X X
LCDC	LCD Control	LCD On/Off	R/W	7	FF40	Note 2: Writing \$00 and then \$01 to this register latches the clock data. Another write of \$00 OF X 3 XX
		Window Addr Window On/Off	R/W R/W	6 5		and then \$01 is required to latch updated data. Note 3: Bit 7 of clock register DAYH remains set until zero is written to it.
		Background Addr	R/W R/W	3-4		Some a Notes: To access the clock counter the RAM bank must first be enabled
		Object Size Object On/Off	R/W	2		Due to a slow MBC3 interface 16T states are required between each register access.
STAT	LCD Status	Background On/Off LYCEQULY Coincidence	R/W	6	FF41	
SIAI	LCD Status	Mode 10	R/W	5	1141	Register Purpose Comment Bit Addr Range 17 X X 4 X X RAMG External Select Write SOA to enable 0000 1 FFF 19 X 5 19 X 5 14 X X 5 18 X X 5
l——		Mode 01 (V-Blank) Mode 00 (H-Blank)	R/W R/W	3		ROMBO ROM Bank Select LSB of ROM Bank # 2000 2FFF 1A X X 5
		Coincidence Flag	R/W	2		ROMB
SCY	Scroll Screen Y	OAM/VRAM Lock Horizontal scroll	R/W R/W	0-1	FF42	General Notes: Unused bit positions in registers should be filled with zero when writing.
SCX	Scroll Screen X	Vertical scroll	R/W		FF43	Note 1 : When a Rumble Pak is installed, bits 0-1 select the RAM Bank (maximum of 4 FC Camera
LY LYC	LCDC Y-Coord LY Compare		R/W R/W		FF44 FF45	banks). Bit 3 controls the Rumble Pak. Bit 2 is unusued. A MOTOR ON (set bit 3) must be sued for 2 frames to start the Rumble Pak motor if it has not yet been started, or if it has
DMA	DMA Transfer		R/W		FF46	sissued for 2 frames to start the Rumble Pak motor if it has not yet been started, or if it has speen idle for more than 3 frames.
BGP OBP0	BG Palette Data Obj Palette 0 Data		R/W R/W		FF47 FF48	Tile Man 2 IPAV 9C00 9FFF Bit Meaning Silver Silve
OBP1 WY	Obj Palette 1 Data		R/W		FF49	Register Purpose Comment Bit Addr Range RAMG External RAM Select Write SOA to enable 0000 1 FFF ROMBO ROM Bank Select LSB of ROM Bank # 2000 2 FFF ROMBI ROM Bank Select MSB of ROM Bank # 0 3000 3 FFF RAMB RAM Bank Select MSB of ROM Bank # 0 3000 3 FFF ROMBI ROM Bank Select RAM Bank # (Note 1) 0-3 4000 5 FFF ROMBI ROM Bank # (Note 1) 0-3 4000 5 FFF ROMBI ROM Bank # (Note 1) 0-3 4000 5 FFF ROMBI ROM Bank Select RAM Bank # (Note 1) 0-3 4000 5 FFF ROMBI ROM Bank Select RAM Bank # (Note 1) 0-3 4000 5 FFF ROMBI ROM Bank * (Note 1) 0-3 4000 5 FFF ROMBI ROM Bank * (Note 1) 0-3 4000 5 FFF ROMBI ROM Bank * (Note 1) 0-3 4000
WX	Window Y Pos Window X Pos		R/W R/W		FF4A FF4B	Tiles 80.FF R/W 9000 97FF 9 5 6 6 6 7 6 7 6 7 7 7
KEY1	CPU Speed Select	GBC only	R/W		FF4D	Tiles 80-FF R/W 8800 8FFF 5 9 - 5 Green colour value (0 to 31)
	VRAM Bank Select HBL General DMA	GBC only GBC only	R/W R/W		FF4F FF51	111es 00-/F (FF40, bit 4=1) R/W 0000 0/FF
HDMA2	HBL General DMA	GBC only	R/W		FF52	Interrupt Enable R/W FFFF FFFF Vertical Blank S40 Occurs ~59.7 times per second, lasts ~1.1ms
	HBL General DMA HBL General DMA	GBC only GBC only	R/W R/W		FF53 FF54	High RAM R/W FF80 FFFE LCD Control \$48 See STAT register
HDMA5	HBL General DMA	GBC only	R/W		FF55	High RAM R/W FF80 FFFE I/O Registers R/W FF00 FF7F OAM RAM R/W FE00 FE9F Low RAM R/W C000 DFFF Low RAM R/W C000 DFFF Joypad Pressed \$560 High to low transition on pins P10-P13
RP BCPS	Infrared Comms Bkg Colour Index	GBC only GBC only	R/W R/W		FF56 FF68	Low RAM R/W C000 DFFF Joypad Pressed \$60 High to low transition on pins P10-P13
BCPD	Bkg Colour Data	GBC only	R/W		FF69	Cart RAM R/W A000 BFFF
OCPS OCPD	Obj Colour Index Obj Colour Data	GBC only GBC only	R/W R/W		FF6A FF6B	Cart RAM R/W A000 BFFF Video RAM R/W 8000 9FFF ROM Bank 1-n R 4000 7FFF StV-Blank 1.09 ms CPU Clk @ 1x 4.194304 MF CPU Clk @ 2x 8.388608 MF
SVBK	RAM Bank Select	GBC only	R/W		FF70	ROM Bank 1-n R 4000 7FFF B V-Blank 1.09 ms CPU Clk @ 2x 8.388608 MF ROM Bank R 0000 3FFF Mode 10 19.31 µs Horiz Sync 9198 KF
IE	Interrupt Enable	HILO Transition Serial I/O Transfer Done	R/W R/W	3	FFFF	.= Mode 11 41.37 to 70.69μs Vert Sync 59.73 F
		Timer Overflow	R/W	2		RAM/ROM Select (MBC1) W 6000 7FFF And Select W 4000 5FFF Exprises on a scanline 18.72 µs
ı⊢—		LCDC VBL	R/W R/W	0		ROM Bank Select MSB (MBC5) W 3000 3FFF Mode 0 with no 48.64 µs
NR10	Audio Sweep	Sweep time	R/W	4-6	FF10	RAM/ROM Select (MBC1) W 0000 7FFF Sprites on a scanline Sprites on a scanl
		Sweep increase/decrease Sweep shift	R/W R/W			RAM Bank Enable W 0000 1FFF
NR11	Audio Chan #1	Wave pattern duty	R/W R/W		FF11	Byte Bit Purpose Comment SFF80 Zero Page (127 bytes)
NR12	Envelope Chan #1	Sound length data Initial value of envelope	R/W		FF12	0 Tile Index SFF00 Hardware Registers FF00 Hardware Registers FFF00 H
		Envelope Up/Down	R/W			1 7 Priority 1 = Tile is in front of objects 1 6 Y Flip 1 = Tile is flipped vertically OAM OAM
NR13	Sound Freq #1	Number of envelope sweep Frequency LSB	W	0-2	FF13	▼ 1 5 X Flip 1 = Tile is flipped horizontally SFE00 ▼ 1 5 X Flip 1 = Tile is flipped horizontally SFE00
NR14	Sound Freq #1	Initialise Counter/consecutive	W	7	FF14	1 4 Not Used Should be set to 0 1 3 Tile Bank 1 = Upper tile bank (GBC only) Echo RAM Fig. 1 Should be set to 0 Echo RAM Fig. 1 Should be set to 0 Should be set
		Frequency significant 3		0-2		1 0-2 Palette Index
NR21	Audio Chan #2	Wave pattern duty Sound length data	R/W R/W		FF16	Parts Pit Purpose Company Second Fig.
NR22	Envelope Chan #2	Initial value of envelope			FF17	Byte Bit Purpose Comment Game Unit WRAM Bank 1-7 Switchable Screen Height 144 18
		Envelope Up/Down Number of envelope sweep	R/W	3 0-2		1 X Coord \$D000 4 KBytes Chockern LSD 1014
NR23	Sound Freq #2	Frequency LSB	W		FF18	2 Tile Index Game Unit WRAM Checksum MSB 0141
NR24	Sound Freq #2	Initialise Counter/consecutive	W	7	FF19	3 7 Priority 0 = in front of background Scoop Bank 0 Complement 0.14 3 6 Y Flip 1 = Sprite flipped vertically Scoop 4 KBytes Mask ROM Ver 0.14
		Frequency significant 3	W	0-2		3 5 X Flip 1 = Sprite flipped horizontally Old Maker Code 10141
NR30 NR31	Audio Chan #3 Sound Len #2	Sound On/Off Sound length	R/W R/W	7	FF1A FF1B	3 4 Palette Bank 0 = OBJ0PAL / 1=OBJ1PAL 3 3 Tile Bank 0 = Lower tile bank GamePak GamePak Destination Code 0142 External RAM Size 0149
NR32	Volume #3	Select output level	R/W	5-6	FF1C	S 3 3 Tile Bank 0 = Lower tile bank 0 = Lower tile bank WRAM WRAM 8 KBytes S Cart Type 014 Car
NR33 NR34	Sond Freq #3 Sound Freq #3	Frequency LSB Initialise	W	7	FF1D FF1E	8 KBytes Cart Type 014 SGB Function 014
1	222241104110	Counter/consecutive	W	6	411	Do not switch ROM Banks if the \$4000-\$7FFF Background Display Data 2 SGB Function 0140 Maker Code LSB 0143
NR41	Sound Len #4	Frequency significant 3 Sound length	W R/W		FF20	DMA source addr is in the high ROM. Background Display Data 2 Maker Code MSB 0.144
NR42	Envelope #4	Initial value of envelope	R/W	4-7	FF21	DMA source addr is in the high RAM. Section (Bankswitched) Game Title 0134
II——		Envelope Up/Down Number of envelope sweep	R/W	3		Do not switch VRAM Banks until \$6000-\$9FFF Tile Indices/Attributes
NR43	Audio Counter	Clock freq of polynomial	R/W	4-7	FF22	HDMA has completed. Source & Destination address must be \$xx00 Source & Destination address must be \$xx00
		Selection of polynomial Selection of dividing ratio	R/W	3 0-2		Source & Destribution address must be \$4,400
NR44	Audio Control	Initialise audio	R/W	7	FF23	HALT cannot be used while a HDMA Bank 0 and 1 8 00 Note 101 168b 28B 1
NR50	Channel Control	Counter/consecutive Vin→ SO2 On/Off	R/W R/W		FF24	transfer is taking place. Character Data Character Data Character Data Character Data Character Data Character Data
. 1130	January Control	SO2 ouput volume	R/W	4-6		Screen must be enabled for a HDMA (Bank Switched) Character Data (Bank Switched) 03 256kb 32kB 4 26 26 26 26 26 26 26
		Vin→ SO1 On/Off SO1 ouput volume	R/W R/W			HDMA must complete before another \$8000
NR51	Sound Output	Output sound 4 to SO2	R/W	7	FF25	ks initiated or HDMA registers altered. Transfer length must be correct. \$80=16 bytes, \$81=32 User Program Area 00 256kb 32kB 2
I 		Output sound 3 to SO2 Output sound 2 to SO2	R/W R/W	6 5	=	bytes, \$82=48 bytes, \$83 = 64bytes Bank 1 to n 01 512Kb 64KB 4
		Output sound 1 to SO2	R/W	4		Bit 7 of HDMA 5 is clear during \$FF55 16 KBytes 02 1Mb 128KB 8
		Output sound 4 to SO1 Output sound 3 to SO1	R/W R/W	3		HDMA transfer, set on completion. GDMA is only reliable during VBL User Program Area GO 3 2Mb 256KB 16 04 4Mb 512KB 32
		Output sound 2 to SO1	R/W	1		when LCD is enabled. User Program Area Bank 0 (fixed) User Program Area Bank 0 (fixed)
NR52	Sound On/Off	Output sound 0 to SO1 All Channels On/Off	R/W R/W		FF26	CPU halts until GDMA completes. 16 KBytes 12 06 16Mb 2MB 123
14132	Sound On/OH	Channel #4 On/Off	R/W	3		\$0150 Solitor Solit
		Channel #3 On/Off Channel #2 On/Off	R/W R/W	2		n = # of 16-byte blocks to transfer. Solution Data Area 52 9mb 1.1mb 72
		Channel #1 On/Off	R/W	0		GDMA transfer time in 2xCPU mode. 110+n*7.63µs Interrupt Vectors 53 10Mb 1.2MB 80
AUD3W	AVERAM	16 bytes of sound sample	R/W		FF3F	h = # of 16-byte blocks to transfer. \$0000 RST Vectors 54 12Mb 1.5MB 96

	Note	GB	KHz Note	GB	KHz
	C 0		8.176E5	1650	329.63
	C# 0		8.662F5	1673	349.23
	D 0		9.177F#5	1694	369.99
	D# 0		9.723G5	1714	391.99
	Ε 0		10.301G#5	1732	415.31
			10.913A 5		
	F O			1750	440.00
	F# 0		11.562A#5	1767	466.16
	G 0		12.250B5	1783	493.88
	G# 0		12.978C6	1798	523.25
	A 0		13.750C#6	1812	554.37
	A# 0		14.568D6	1825	587.33
				1837	622.25
	B 0				
	C 1		16.352E6	1849	659.26
	C# 1		17.324F6	1860	698.46
	D 1		18.354F#6	1871	739.99
	D# 1		19.445G6	1881	783.99
	E 1		20.601G#6	1890	830.61
				1899	880.00
	F 1				
	F# 1		23.124A#6	1907	932.32
	G 1		24.499B6	1915	987.77
	G# 1		25.956C7	1923	1046.5
	A 1		25.956C7 27.500C#7	1930	1108.7
				1936	1174.7
	A# 1	—			
	B 1		30.867D#7	1943	1244.5
	C 2		32.703E7	1949	1318.5
	C# 2		34.648F7	1954	1396.9
	D 2		36.708F#7	1959	1480.0
١.,	D# 2		38.890G 7	1964	1568.0
١ž					
Fone Conversion Table	E 2		41.203G#7	1969	1661.2
=	F 2		43.653A7	1974	1760.0
<u>اچ</u>	F# 2		46.249A#7	1978	1864.7
15	G 2		48.999B7	1982	1975.5
É	G# 2		51.913C8	1985	2093.0
Ŗ	A 2			1988	2217.5
5					
5	A# 2		58.270D8	1992	2349.3
F	B 2		61.735D#8	1995	2489.0
	C 3	44	65.406E8	1998	2637.0
	C# 3	156	69.295F8	2001	2793.8
	D 3	262	73.416F#8	2004	2960.0
		363			3136.0
	D# 3		77.781G8	2006	
	E 3	457	82.406G#8	2009	3322.4
	F 3	547	87.307A8	2011	3520.0
	F# 3	631	92.499A#8	2013	3729.3
	G 3	710	97.998B8	2015	3951.1
	G# 3	786	103.82C9		4186.0
	A 3	854		 	4434.9
				⊢	4600 6
	A# 3	923	116.54D9		4698.6
	B 3	986	123.47D#9		4978.0
	C 4	1046	130.81E9		5274.0
	C# 4	1102	138.59F9		5587.7
	D 4	1155	146.83F#9		5919.9
	D# 4	1205		\vdash	6271.9
			155.56G9	—	
	E 4	1253	164.81G#9		6644.9
	F 4	1297	174.61D#9	L	7040.0
	F# 4	1339	184.99E9		7458.6
	G 4	1379	195.99F9		7902.1
	G# 4	1417	207.65F#9	-	8372.0
	A 4	1452	220 0000	\vdash	8869.8
			220.00G9		
	A# 4	1486	233.08G#9		9397.3
	B 4	1517	246.94F9	\perp	9956.1
	C 5	1546	261.63F#9		10548.1
	C# 5	1575	277.18G9		11175.3
	D 5	1602	293.66G#9		11839.8
	,			\vdash	
	D# 5	1627	311.13G# 9		12543.9
	_	_		_	

	Button	BG Colour	OBJ0 Colour	OBJ1 Colour		
	None	Green & Blue	Red	Red		
	Up	Brown	Brown	Brown		
alettes	Up+A	Red	Green	Blue		
듩	Up+B	Dark Brown	Brown	Brown		
<u>٦</u>	Left	Blue	Red	Green		
⋾	Left+A	Dark Blue	Red	Brown		
Colou	Left+B	Grey	Grey	Grey		
	Down	Yellow, Red, Blue	Yellow, Red, Blue	Yellow, Red, Blue		
Ξ	Down+A	Yellow & Red	Yellow & Red	Yellow & Red		
Built-in	Down+B	Yellow	Blue	Green		
Г	Right	Green & Red	Green & Red	Green & Red		
	Right+A	Green & Blue	Red	Red		
	Right+B	Reverse	Reverse	Reverse		

	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	L/M
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
I۽	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	2
ŀŝ	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	3
Decimal Conversion	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	4
 5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	5
Ľ	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	6
ΙĒ	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	7
3	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	8
	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	9
팋	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	Α
۳.	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	В
Ě	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	C
	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	D
	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	E
	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F

П	융	vram_addr = 0x9800	(1	vram_addr & 0x0300) ;	
	ĭsal Vr	LD A,[vram_addr_MSB]	;	get msb of vram addr	(4)
	Vertical AM W ₁	AND \$03 OR \$98 LD [vram_addr_MSB],A	;	vram is \$9800 to \$9BFF	(2)
	Ve.	OR \$98	;	add on start of vram	(2)
П	VR	LD [vram_addr_MSB],A	;	store msb of vram addr	(4)
П	ар			, , , , _	0x1F
	Horizontal VRAM Wrap	LD A,[vram_addr_LSB]	;	get lsb of vram addr	(4)
	Σ	LD B,A		copy 1sb of vram addr	(1)
	Ϋ́	AND \$E0	;	mask row start addr	(2)
	V	LD C,A	;	save result	(1)
	tal			get lsb of vram addr	(1)
	uo	AND \$1F	;	calculate col offset	(1)
L	riz	OR C	;	add row start addr	(1)
ĮΣ	ЭН			store lsb of vram addr	(4)
K	W	col = col & 0x1F ; / LD A,[col] AND \$1F LD [col],A	//	row = row & 0x1F ;	
>	Ro,	LD A,[col]	;	get column (or row)	(4)
ij	[√N	AND \$1F	;	keep it inside of vram	(2)
lpu	Ö.	LD [col],A	;	store column (or row)	(4)
Handling VRAM		vram_addr = 0x9800	_ \	col ((UWORD)(row) << 5))	
		LD A,[row]		get row	(4)
	ddr	SWAP		x 16	(2)
	Ϋ́	RLC		x 32	(2)
	M			save result for later	(1)
	R.			calc msb vram row start	(2)
	>			add start of vram	(2)
	Тс	LD B,A	;	set msb of vram ptr	(1)
	Mc	LD A,\$E0	;	Lsb vram row start mask	(2)
	Ϋ́			calc lsb vram row start	(1)
				save 1sb vram row start	(1)
	ŝ	LD A,[col]	;	get column	(4)
	ľ	ADD C	;	add lsb vram row start	(1)
		LD C,A	;	BCcontains vram addr	(1)

Please submit all comments/corrections to otaku@weirdness.com

Copyright © 1999 Otaku No Zoku. No part of this work may be sold for profit.

0 \$00 1 \$01 15 \$0F 16 \$10 17 \$11 31 \$1F 32 \$20 48 \$30 64 \$40 80 \$50 96 \$60 112 \$70 126 \$7E 127 \$7F -128 \$80 -127 \$81 -127 \$81 -126 \$82 -112 \$90 -64 \$C0 -48 \$D0 -64 \$C0 -48 \$D0 -55 \$D0 -64 \$C0 -15 \$F0 -15 \$F1 -16 \$F0 -15 \$F1 -17 \$FF -17 \$FF -18 \$F7

OTAKU NO GAMEBOY

Ш	1	2	\$0002	17	131072	\$20000
П	2	4	\$0004	18	262144	\$40000
ш	3	8	\$0008	19	524288	\$80000
П	4	16	\$0010	20	1048576	\$100000
П	5	32	\$0020	21	2097152	\$200000
Two	6	64	\$0040	22	4194304	\$400000
	7	128	\$0080	23	8388608	\$800000
ŏ	8	256	\$0100	24	16777216	\$1000000
2	9	512	\$0200	25	33554432	\$2000000
Powers	10	1024	\$0400	26	67108864	\$4000000
ŭ	11	2048	\$0800	27	134217728	\$8000000
ш	12	4096	\$1000	28	268435456	\$10000000
ш	13	8172	\$2000	29	536870912	\$2000000
ш	14	16384	\$4000	30	1073741824	\$40000000
П	15	32768	\$8000	31	2147483648	\$80000000
П	16	65536	\$10000	32	4294967296	\$100000000
Η.	=					

9											
ı		$\overline{}$	MSB	0	1	2	3	4	5	6	7
н		LSE	3	0000	0001	0010	0011	0100	0101	0110	0111
н		0	0000	NUL	DLE	SP	0	(a)	P	,	р
н		1	0001	SOH	DC1	!	1	Ā	Q	a	q
н		2	0010	STX		66	2	В	R	b	r
н	et	3	0011	ETX	DC3	#	3	C	S	С	S
н	r S	4	0100	EOT	DC4	\$	4	D	T	d	t
н	te	5	0101	ENQ	NAK	%	5	E	U	e	u
н	rac	6	0110	ACK	SYN	&	6	F	V	f	v
н	ASCII Character Set	7	0111	BEL	ETB	4	7	G	W	g	w
н	ľ	8	1000	BS	CAN	(8	Н	X	h	X
н	\mathbf{I}	9	1001	HT	EM)	9	I	Y	i	у
н	S	Α	1010	LF	SUB	*	:	J	Z	j	z
Ц	7	В	1011	VT	ESC	+	;	K	[k	-{
ıl		С	1100	FF	FS	,	/	L	\	1	
ш		D	1101	CR	GS	-	=	M]	m	-}-
Ш		Е	1110	SO	RS		>	N	^	n	~
H		F	1111	SI	US	/	?	О	_	0	DEL

_ Feature	~ mA
dle Consumption	55
Audio No Halt 2x CPU	15.5
No Halt	3.5
<u>2x CPU</u>	7.5
IR Receive	2
IR Transmit Audio, No Halt, 2x CPU	107
Audio, No Halt, 2x CPU	83
Everything	162

	BC contai	ns 16-bit unsigned	val	ue
A < const	LD	A,B		get MSB of value
		MSB_of_constant		compare with MSB of constant
		NZ,is_greater		not equal, test for greater than
H	LD			get LSB of value
			;	compare with LSB of constant
	is_greate			
H		NC, not_less_than	;	LSB/MSB not less than, expr not equal
		condition_true		
	not_less_			
A = const	LD			get LSB of value
H		LSB_of_constant		compare with LSB of constant
H		NZ,not_equal		not equal, condition failed
H	LD			get MSB of value
H				compare with MSB of constant
		NZ, not_equal	;	LSB/MSB not less than, expr not equal
	1	condition_true		
	not equal			
A <= const	LD	A,B		
H		MSB_of_constant		
H	JR	NZ,is_less_than		
H	LD			
H		LSB_of_constant		
H	is_less_t			
		C,not_lt_or_eq		
		condition_true		
	not_lt_or	_eq:		