

PCI Configuration Register Programming

jasonlin@msi.com.tw



Agenda

- The PCI Bus
- PCI Configuration Mechanism #1
- PCI Configuration Register Format
- PCI Configuration Space
- PCI Configuration Read Cycle
- Type 0 / 1 / 1 to 0 / 0 to 0 Translation
- Coding Example
- PCI Configuration Mechanism #2
- PCI BIOS
- PCI Configuration Tools
- <u>Q&A</u>






The PCI Bus

- Address and Data multiplex together
- Address Phase
 - Command
- Data Phase
 - Byte Enable







Command/Byte Enable

- C/BE#[0:3]
- During the address phase
 - Define the <u>transaction type</u> (like I/O read, I/O write, etc)
- During the data phase
 - Define the <u>bytes</u> to be used to transfer the data



PCI Command Type

C/BE3#	C/BE2#	C/BE1#	C/BE0#	Command Type
0	0	0	0	Interrupt Acknowledge
0	0	0	1	Special Cycle
0	0	1	0	I/O Read
0	0	1	1	I/O Write
0	1	1	0	Memory Read
0	1	1	1	Memory Write
1	0	1	0	Configuration Read
1	0	1	1	Configuration Write
1	1	0	0	Memory Read Multiple
1	1	0	1	Dual-Access Cycle
1	1	1	0	Memory Read Line
1	1	1	1	Mem. Write and Invalid



PCI Byte Enable Mapping

Byte Enable Signal	Map To
C/BE3#	Data Path 3, AD[31:24]
C/BE2#	Data Path 2, AD[23:16]
C/BE1#	Data Path 1, AD[15:8]
C/BE0#	Data Path 0, AD[7:0]



Typical PCI Translation




Figure 3-5: Basic Read Operation




PCI Configuration Mechanism #1

- 1. Configuration Port:
 - a.Address Port: 0CF8h (Access as DWORD)
 - b.Data Port: 0CFCh
- 2. Type 0 Configuration Access Translation
- 3. Type 1 Configuration Access Translation
- 4. Type 1 to 0 Configuration Access Translation
- 5. Type 0 to 0 Configuration Access Translation



PCI Configuration Register Format

Configuration Address Register :



Configuration Date Register:

31

Configuration Data Window



PCI Configuration Space

- I/O address space
 - 4GB (2³²) in size
- Memory address space
 - 4GB (2³²) in size
- Configuration address space
 - First 16 double words is device configuration header space
 - Last 48 double words is device-specific configuration register



PCI Configuration Space

31 19 15 0						
Devid	ce ID	Vend	00h			
Sta	tus	Com	04h			
	Class Code	e Revision II		08h		
BIST	Header Type	Latency Cache Line		0Ch		
	,			10h		
				14h		
Base Address Registers						
Cardbus CIS Pointer						
Subsystem ID Subsystem Vendor ID						
Expansion ROM Base Address						
Reserved						
Reserved						
Max_Lat	Min_Grrt	Interrupt Pin	Interrupt Line	3Ch		



Vendor ID & Device ID

 $3 \qquad 2 \qquad 1$

Device ID

Vendor ID

00

Vendor ID

 Return "FFFFh" when read from a nonexistent device

Device ID

Assign by the device manufacturer and identifies the type of device



Class Code

 $3 \qquad \qquad 2 \qquad \qquad \qquad 0$

Class Code Sub-Class Code Prog. I/F Revision ID 02

Class	Description	Class	Description
00h	Before PCI 2.0	08h	Base system peripheral
01h	Mass storage controller	09h	Input device
02h	Network controller	0Ah	Docking station
03h	Display controller	0Bh	Processors
04h	Multimedia controller	0Ch	Serial bus controller
05h	Memory controller	0D-FEh	Reserved
06h	Bridge device	FFh	Device not fit above
07h	Simple communication controller		



Header Type Register

Bist

Header Type Latency Timer Cache Line Size

02

Header Type

0 = PCI device type 0

= PCI-to-PCI Bridge

2 = CardBus Bridge

0 = Single-Function Devi

1 = Multi-Function Device



PCI Interrupt Pin Register

Max_Latency Max_Gnt Interrupt Pin Interrupt Line

Read Only


Application of the content of the c

Interrupt Signal Bounded to	Value in Pin Register		
INTA# Pin	01h		
INTB# Pin	02h		
INTC# Pin	03h		
INTD# Pin	04h		



PCI Interrupt Line Register

System IRQ line Routed to	Value in Line Register
IRQ0	00h
IRQ1	01h
IRQ2	02h
IRQ3	03h
IRQ12	0Ch
IRQ13	0Dh
IRQ14	0Eh
IRQ15	0Fh





Programmable Interrupt Router

- Software programmable for startup configuration
- Program the router to route each PCI interrupt to unused ISA IRQ lines
- PCI interrupt is active low, level sensitive, shareable inputs



PCI Ethernet Card

PCI IRQ Share

Interrupt Pending Bit Pull High IRQ# **Interrupt Pending Bit** INTA# IRQ#

Interrupt Router IRQ3

Interrupt Controller

INTR

PCI COM PORT



Interrupt Table



00002h

00001h

00000h

CS

IF

ENTRY 0



ISA Interrupt Table Entry Number

IRQ Line	Interrupt	IRQ Line	Interrupt
	Entry No		Entry No
0	08h	8	70h
1 //	09h	9(or2)	71h
3	0Bh	10	72h
4	0Ch	1101	73h
5	0Dh	12	74h
6	0Eh	13	75h
7	0Fh	14	76h
		15	77h



Linking List for IRQ Sharing

Ethernet

Service

Routine

COM Port

Service

Routine

Vector 0Bh

002Fh

002Eh

002Dh

002Ch

Hook COM ISR First

Change Vector to

Ethernet ISR

ISR If no Ethernet pending IRQ

Pointer to COM



Interrupt Handler Process

Interrupt Detected

CPU Generate 2 INTA#
to request interrupt
table entry number

Read Entry number from D0:D7

Index to Interrupt Table Save Flag, CS:IP

JMP to ISR Routine through new CS:IP

Execute Interrupt
Service Routine

Issue EOI
nd Of Interrupt)

Execute IRET (Restore CS:IP,Flag)

Interrupt Serviced



Build Interrupt Table

Initialize All Entries in Table to Null Value

Initialize All Entries For Embedded Device

Hook Entries for Embedded Device BIOS Routine Perform Expansion Bus ROM Scan

Perform PCI Device Scan

Load Operation System

Interrupt Table initialized



Service Share Interrupt

Ethernet and COM Port Generate IRQ3 Simultaneously

CPU Get Request Vector [002C:002F]

Service First Handler

Return to Interrupt Program, Follow by Second Interrupt

First Handler Executed Again, Pass Control to Second

Finished



PCI Configuration Read Cycle





Figure 3-4: Configuration Read



Type 0 Translation

- 1.Access the PCI device on the Bus 0
- 2. Translation Format:

Type 0 Configuration Translation:




Type 0 Transcation Register Number Function Number



Type 0 Translation – PCI Cycle Capture


Target device = Bus 0h, Device 0Bh, Function 0h. Read S3 Trio64V+ PCI VGA Card. Configuration Double Word Read Cycle (Register 00-03h) on 82443EX Platform





Type 0 Translation – PCI Cycle Capture

Target device = Bus 0h, Device 0Bh, Function 0h. Read S3 Trio64V+ PCI VGA Card. Configuration Double Word Write Cycle (Register 00-03h,1234H) on 82443EX Platform





Type 1 Translation

- 1.Access when the PCI bus number !=0
- 2. Translation Format:

Type 1 Configuration Translation:

31	30	24	23	16	15	11	10	8	7 2	1 0
1	Rese	rved	xxx	xxxxx		xxxxx	110 xxx	110	xxxxxx	xx
		- 7	58							
							43/5			
. 31		24	. 23	16	15	11				
	0		xxx	xxxxx		xxxxx	xxx		xxxxxx	01


Type 1 Translation
Register Number
Function Number
Device Number
Bus Number (!=0)



Type 1 to 0 Translation

- 1. Translation behind the PCI to PCI Bridge
- 2. Translation Format:

Type 1 to 0 Configuration Translation:




Type 0 Transcation
Register Number
Function Number



Type 1 to 0 Translation - PCI Cycle Capture


Target device = Bus 1h, Device 0Bh, Function 0h, Read S3 Trio64V+ PCI VGA Card. Double Word Configuration Read Cycle (Register 00-03h) on i810 Platform





Type 1 to 0 Translation - PCI Cycle Capture


Target device = Bus 1h, Device 0Bh, Function 0h. Read S3 Trio64V+ PCI VGA Card. Word Configuration Read Cycle (Register 00-01h) on i810 platform





Type 1 to 0 Translation - PCI Cycle Capture

Target device = Bus 1h, Device 0Bh, Function 0h. Read S3 Trio64V+ PCI VGA Card. Double Word Configuration Write Cycle (Register 00-03h) on i810 platform





Type 0 to 0 Translation (ICHx)

When a Type 0 configuration cycle is received on hub link, the ICH forwards these cycle on PCI bus and then reclaims them. The PCI ICHx uses address bits AD[15:14] to communicate the ICHx device number other than 30 or 31. The ICHx will not set any address bits in the range AD[31..11] during the corresponding translation on the PCI.

Type 0 to 0 Configuration Translation: (ICHx)

Device # in Hub Link Type 0 Cycle	AD[31:11] During Address Phase of Type 0 Cycle on PCI
0 through 29	0000 0000 0000 0000 00000ь
30	0000 0000 0000 0000 01000b AD14 (Device Number = 01000b)
31	0000 0000 0000 0000 10000b AD15 (Device Number = 10000b)



Coding Example — PCI Configuration Read

```
ReadPCIReg
                    bus:word,dev:word,func:word,reg:word
              proc
              xor
                       eax,eax
                       ax.bus
             mov
                                    : Bit31 Must Enable
                       ax,8000h
              or
                       eax,5
             shl
                       ax.dev
             or
             shl
                       eax.3
                       ax,func
             or
             shl
                       eax.8
                       ax.reg
             or
                       dx,PCI_ADDR_PORT
             mov
                        dx.eax
             out
                       dx,PCI_DATA_PORT
             mov
             in
                       eax.dx
                       dx.ax
             OV
                       eax,16
             shr
             xchg
                      dx,ax
             ret
ReadPCIReg
              endp
```



Coding Example — PCI Configuration Write

```
bus:word,dev:word,func:word,reg:word,ldata:dword
WritePCIReg
             proc
             XOT
                       eax,eax
                       ax,bus
             mov
                                   ; Bit31 Must Enable
                       ax,8000h
             or
             shl
                       eax.5
                       ax,dev
             or
             sh1
                       eax,3
                       ax, func
             shl
                       eax,8
             or
                       ax,reg
                       dx,PCI_ADDR_PORT
             mov
                       dx,eax
             out
                       eax,ldata
             mov
                       dx,PCI_DATA_PORT
             mov
                        dx.eax
             out
             ret
WritePCIReg
             endp
```




PCI Configuration Mechanism #2

- 1.PCI specification: "Configuration mechanism # 1 is the preferred implementation and must be provide by all future host bridge (and exiting bridges should convert if possible). Configuration mechanism # 2 is defined for backward compatibility and must not be used by new design. Host bridge implemented in PC-AT compatible systems must implement at least one of these mechanisms"
- 2.Basic Configuration Mechanism
 - A.Configuration space enable, or CSE, register at I/O port 0CF8h
 - B.Forward register I/O port at I/O port 0CFAh
- 3. Program Configuration Register:
 - A. Write the target bus number (00h to ffh) into forward register 0CFAh
 - B.Write a one byte value to CSE register at 0CF8h



4. Configuration Space Enable, or CSE, Register



```
Bit [7..4] = Key filed : non-zero = allow configuration
Bit [3..1] = Target Function Number
Bit [0] = Special Cycle Enable : 1 = Enable
```

5.Perform a one,two,or four byte I/O read or write translation within the I/O range C000h through CFFFFh

Cxyz -> C: mean PCI Configuration space

x : physical package use by bridge to select an IDSEL signal line to activate

yz: target configuration double word



6. I/O Sub Range within C000h through CFFFh I/O range:

I/O Sub-Range	Target Phayscal PCI package
C000h - C0FFh	0d
C100h - C1FFh	1d
C200h - C2FFh	2d
C300h - C3FFh	3d
C400h - C4FFh	4d
C500h - C5FFh	5d
C600h - C6FFh	6d
C700h - C7FFh	7d
C890h - C8FFh	1010118d
C900h - C9FFh	9d
CA00h - CAFFh	10d
CB00h - CBFFh	11d
CC00h - CCFFh	12d
CD00h - CDFFh	13d
CE00h - CEFFh	14d
CF00h - CFFFh	15d



PCI BIOS

- Purpose of PCI BIOS
 - -An access between OS/AP and H/W platform
 - -Interface to access configuration register
 - -Interface to access interrupt routing logic
 - -Interface to get the ability of the H/W platform, like PCI chipset
 - -INT 1Ah for real mode entry





PCI BIOS Function Call

Function Request	АН	AL
Test for PCI Present	B1h	01h
Find PCI Device		02h
Find PCI Class Code		03h
Generate Special Cycle		06h
Read Configuration Byte		08h
Read Configuration Word		09h
Read Configuration Double word		0Ah
Write Configuration Byte		0Bh
Write Configuration Word		0Ch
Write Configuration Double word		0Dh
Get Interrupt routing options		0Eh
Set PCI Interrupt		0Fh



PCI BIOS Function Call

Read Double word:

This function allows reading individual dwords from the configuration Space of a specific device. The Register Number parameter must be a Multiple of four (i.e., bits 0 and 1 must be set to 0).

Entry:

[AH] PCI Function ID
[AL] Read Config DWord
[BH] Bus Number (0...255)
[BL] Device Number in upper 5 bits, Function Number in lower 3 bits
[DI] Register Number (0,4,8,...252)

Exit:

[ECX] Dword read.

[AH] Return Code:

Successful

Bad Register Number

[CF] Complption Status, set = error, reset = success

Return Codes [AH]:

00h Successful 83h Bad VendorID 87h Bad Register Number 89h Buffer too small 81h Func not support 86h Device NotFound 88h Set failed





Coding Example — PCI Configuration Read by PCI BIOS call

```
ReadPCIReg proc bus:word,dev:word,func:word,reg:word
```

cli

ReadPCIReg

endp

```
mov ah,0b1h
                      :: Set ah = b1h
mov al.0ah
                     :: Set al = 0ah
mov dx.bus
                    :: Set bh = bus number
mov bh.dl
mov dx.dev
                    :: Set bl = device + function number
mov bl,dl
shl bl.3h
mov dx,func
add bl.dl
mov di.reg
                    :: Set di = register number
                   ;; Call PCI BIOS function call 1Ah
int Olah
                    ;; Return value on ECX and adjust to
mov ax,cx
shr ecx.16
                    :: AX  and DX
mov dx,cx
sti
ret
```



PCI Configuration Tools

1.Intel - PCI31.EXE

2.AMI – RU.EXE


3.Award - PCI.EXE

4.MSI - MSI.EXE






PCI Configuration Tools - Demo





PCI Configuration Tools - Demo





Reference Document

- 1.PCI System Architecture Fourth Edition
- 2.PCI BIOS Specification 2.1
- 3.PCI Local Bus Specification 2.2
- 4.Intel 82802BA IO Controller Hub 2 (ICH2) Datasheet





Q & A

010110101101



Thank You!!

Wish you have a nice day!!