

# ***PCI Configuration Register Programming***

*[jasonlin@msi.com.tw](mailto:jasonlin@msi.com.tw)*



# *Agenda*

- The PCI Bus
- PCI Configuration Mechanism #1
- PCI Configuration Register Format
- PCI Configuration Space
- PCI Configuration Read Cycle
- Type 0 / 1 / 1 to 0 / 0 to 0 Translation
- Coding Example
- PCI Configuration Mechanism #2
- PCI BIOS
- PCI Configuration Tools
- Q&A



## *The PCI Bus*

- *Address and Data multiplex together*
- *Address Phase*
  - **Command**
- *Data Phase*
  - **Byte Enable**






Require Signal

*PCI Signals*

Optional Signal



## *Command/Byte Enable*

- C/BE#[0:3]
- During the address phase
  - Define the transaction type (like I/O read, I/O write, etc)
- During the data phase
  - Define the bytes to be used to transfer the data



## *PCI Command Type*

C/BE3#	C/BE2#	C/BE1#	C/BE0#	Command Type
0	0	0	0	Interrupt Acknowledge
0	0	0	1	Special Cycle
0	0	1	0	I/O Read
0	0	1	1	I/O Write
0	1	1	0	Memory Read
0	1	1	1	Memory Write
1	0	1	0	Configuration Read
1	0	1	1	Configuration Write
1	1	0	0	Memory Read Multiple
1	1	0	1	Dual-Access Cycle
1	1	1	0	Memory Read Line
1	1	1	1	Mem. Write and Invalid

## *PCI Byte Enable Mapping*

Byte Enable Signal	Map To
C/BE3#	Data Path 3, AD[31:24]
C/BE2#	Data Path 2, AD[23:16]
C/BE1#	Data Path 1, AD[15:8]
C/BE0#	Data Path 0, AD[7:0]

## Typical PCI Translation




Figure 3-5: Basic Read Operation



# *PCI Configuration Mechanism #1*

## *1. Configuration Port :*

*a. Address Port : 0CF8h (Access as DWORD)*

*b. Data Port : 0CFCh*

## *2. Type 0 Configuration Access Translation*

## *3. Type 1 Configuration Access Translation*


## *4. Type 1 to 0 Configuration Access Translation*

## *5. Type 0 to 0 Configuration Access Translation*




# PCI Configuration Register Format

## Configuration Address Register :



## Configuration Data Register :



## *PCI Configuration Space*

- I/O address space
  - 4GB ( $2^{32}$ ) in size
- Memory address space
  - 4GB ( $2^{32}$ ) in size
- Configuration address space
  - First 16 double words is device configuration header space
  - Last 48 double words is device-specific configuration register





# PCI Configuration Space

31		18		15		0		
Device ID				Vendor ID				00h
Status				Command				04h
Class Code						Revision ID		08h
BIST		Header Type		Latency Timer		Cache Line Size		0Ch
Base Address Registers								10h
								14h
								18h
								1Ch
								20h
								24h
Cardbus CIS Pointer								28h
Subsystem ID				Subsystem Vendor ID				2Ch
Expansion ROM Base Address								30h
Reserved								34h
Reserved								38h
Max_Lat		Min_Gnt		Interrupt Pin		Interrupt Line		3Ch



## *Vendor ID & Device ID*



- **Vendor ID**
  - *Return “FFFFh” when read from a non-existent device*
- **Device ID**
  - *Assign by the device manufacturer and identifies the type of device*

## Class Code

3

2



1

0

Class Code	Sub-Class Code	Prog. I/F	Revision ID	02
------------	----------------	-----------	-------------	----


Class	Description	Class	Description
00h	Before PCI 2.0	08h	Base system peripheral
01h	Mass storage controller	09h	Input device
02h	Network controller	0Ah	Docking station
03h	Display controller	0Bh	Processors
04h	Multimedia controller	0Ch	Serial bus controller
05h	Memory controller	0D-FEh	Reserved
06h	Bridge device	FFh	Device not fit above
07h	Simple communication controller		

## Header Type Register



0 = Single-Function Device  
 1 = Multi-Function Device

## *PCI Interrupt Pin Register*




Interrupt Signal Bounded to	Value in Pin Register
INTA# Pin	01h
INTB# Pin	02h
INTC# Pin	03h
INTD# Pin	04h



## *PCI Interrupt Line Register*

System IRQ line Routed to	Value in Line Register
IRQ0	00h
IRQ1	01h
IRQ2	02h
IRQ3	03h
IRQ12	0Ch
IRQ13	0Dh
IRQ14	0Eh
IRQ15	0Fh

# Programmable Interrupt Router





## *Programmable Interrupt Router*

- *Software programmable for startup configuration*
- *Program the router to route each PCI interrupt to unused ISA IRQ lines*
- *PCI interrupt is active low, level sensitive, shareable inputs*



## PCI Ethernet Card



## PCI COM PORT

## *PCI IRQ Share*

*Pull High*

Interrupt  
Router


Interrupt  
Controller

INTR

IRQ3




# Interrupt Table




## *ISA Interrupt Table Entry Number*

IRQ Line	Interrupt Entry No	IRQ Line	Interrupt Entry No
0	08h	8	70h
1	09h	9(or2)	71h
3	0Bh	10	72h
4	0Ch	11	73h
5	0Dh	12	74h
6	0Eh	13	75h
7	0Fh	14	76h
		15	77h

## *Linking List for IRQ Sharing*




## Interrupt Handler Process






## ***Build Interrupt Table***



## *Service Share Interrupt*



## PCI Configuration Read Cycle





Figure 3-4: Configuration Read

## Type 0 Translation

1. Access the PCI device on the Bus 0

2. Translation Format :

*Type 0 Configuration Translation :*




Type 0 Transcation  
Register Number  
Function Number



## Type 0 Translation – PCI Cycle Capture

**Target device = Bus 0h , Device 0Bh, Function 0h. Read S3 Trio64V+ PCI VGA Card.  
Configuration Double Word Read Cycle (Register 00-03h) on 82443EX Platform**






# Type 1 Translation

1. Access when the PCI bus number  $\neq 0$

2. Translation Format :

*Type 1 Configuration Translation :*

31	30	24	23	16	15	11	10	8	7	2	1	0
1	Reserved	XXXXXXXX	XXXXXX	XXX	XXXXXX	XX						
31	24	23	16	15	11							
0	XXXXXXXX	XXXXXX	XXX	XXXXXX	01							





# Type 1 to 0 Translation

1. Translation behind the PCI to PCI Bridge

2. Translation Format :


*Type 1 to 0 Configuration Translation :*






## Type 1 to 0 Translation – PCI Cycle Capture

**Target device = Bus 1h, Device 0Bh, Function 0h, Read S3 Trio64V+ PCI VGA Card.  
Double Word Configuration Read Cycle (Register 00-03h) on i810 Platform**




## Type 1 to 0 Translation – PCI Cycle Capture

**Target device = Bus 1h , Device 0Bh, Function 0h. Read S3 Trio64V+ PCI VGA Card.  
Word Configuration Read Cycle (Register 00-01h) on i810 platform**



## Type 1 to 0 Translation – PCI Cycle Capture

**Target device = Bus 1h , Device 0Bh, Function 0h. Read S3 Trio64V+ PCI VGA Card.  
Double Word Configuration Write Cycle (Register 00-03h) on i810 platform**




## *Type 0 to 0 Translation (ICHx)*

When a Type 0 configuration cycle is received on hub link, the ICH forwards these cycle on PCI bus and then reclaims them. The PCI ICHx uses address bits AD[15:14] to communicate the ICHx device number other than 30 or 31. The ICHx will not set any address bits in the range AD[31..11] during the corresponding translation on the PCI.

### *Type 0 to 0 Configuration Translation : (ICHx)*

Device # in Hub Link Type 0 Cycle	AD[31:11] During Address Phase of Type 0 Cycle on PCI	
0 through 29	0000 0000 0000 0000 00000b	
30	0000 0000 0000 0000 01000b (Device Number = 01000b)	AD14
31	0000 0000 0000 0000 10000b (Device Number = 10000b)	AD15





## *Coding Example — PCI Configuration Read*

```
ReadPCIReg  proc  bus:word,dev:word,func:word,reg:word
xor          eax,eax
mov          ax,bus
or           ax,8000h      ; Bit31 Must Enable
shl          eax,5
or           ax,dev
shl          eax,3
or           ax,func
shl          eax,8
or           ax,reg
mov          dx,PCI_ADDR_PORT
out          dx,eax
mov          dx,PCI_DATA_PORT
in           eax,dx
ov           dx,ax
shr          eax,16
xchg         dx,ax
ret
ReadPCIReg  endp
```



## *Coding Example — PCI Configuration Write*

```
WritePCIReg  proc  bus:word,dev:word,func:word,reg:word,ldata:dword
               xor    eax,eax
               mov     ax,bus
               or      ax,8000h      ; Bit31 Must Enable
               shl     eax,5
               or      ax,dev
               shl     eax,3
               or      ax,func
               shl     eax,8
               or      ax,reg
               mov     dx,PCI_ADDR_PORT
               out     dx,eax
               mov     eax,ldata
               mov     dx,PCI_DATA_PORT
               out     dx,eax
               ret
WritePCIReg  endp
```



## *PCI Configuration Mechanism #2*

1. PCI specification : "Configuration mechanism # 1 is the preferred implementation and must be provide by all future host bridge (and exiting bridges should convert if possible). Configuration mechanism # 2 is defined for backward compatibility and must not be used by new design. Host bridge implemented in PC-AT compatible systems must implement at least one of these mechanisms"

### 2. Basic Configuration Mechanism

A. Configuration space enable, or CSE, register at I/O port 0CF8h

B. Forward register I/O port at I/O port 0CFAh

### 3. Program Configuration Register :


A. Write the target bus number (00h to ffh) into forward register 0CFAh

B. Write a one byte value to CSE register at 0CF8h





#### 4. Configuration Space Enable, or CSE , Register



Bit [7..4] = Key filed : non-zero = allow configuration

Bit [3..1] = Target Function Number

Bit [0] = Special Cycle Enable : 1 = Enable

#### 5. Perform a one, two, or four byte I/O read or write translation within the I/O range C000h through CFFFFh

Cxyz -> C : mean PCI Configuration space

x : physical package use by bridge to select an IDSEL signal line to activate

yz : target configuration double word





6. I/O Sub Range within C000h through CFFFh I/O range :

<i>I/O Sub-Range</i>	<i>Target Phayscal PCI package</i>
<i>C000h - C0FFh</i>	<i>0d</i>
<i>C100h - C1FFh</i>	<i>1d</i>
<i>C200h - C2FFh</i>	<i>2d</i>
<i>C300h - C3FFh</i>	<i>3d</i>
<i>C400h - C4FFh</i>	<i>4d</i>
<i>C500h - C5FFh</i>	<i>5d</i>
<i>C600h - C6FFh</i>	<i>6d</i>
<i>C700h - C7FFh</i>	<i>7d</i>
<i>C890h - C8FFh</i>	<i>8d</i>
<i>C900h - C9FFh</i>	<i>9d</i>
<i>CA00h - CAFFh</i>	<i>10d</i>
<i>CB00h - CBFFh</i>	<i>11d</i>
<i>CC00h - CCFFh</i>	<i>12d</i>
<i>CD00h - CDFFh</i>	<i>13d</i>
<i>CE00h - CEFFh</i>	<i>14d</i>
<i>CF00h - CFFFh</i>	<i>15d</i>



# *PCI BIOS*

- *Purpose of PCI BIOS*
  - *An access between OS/AP and H/W platform*
  - *Interface to access configuration register*
  - *Interface to access interrupt routing logic*
  - *Interface to get the ability of the H/W platform, like PCI chipset*
  - *INT 1Ah for real mode entry*



## *PCI BIOS Function Call*

Function Request	AH	AL
Test for PCI Present	B1h	01h
Find PCI Device		02h
Find PCI Class Code		03h
Generate Special Cycle		06h
Read Configuration Byte		08h
Read Configuration Word		09h
Read Configuration Double word		0Ah
Write Configuration Byte		0Bh
Write Configuration Word		0Ch
Write Configuration Double word		0Dh
Get Interrupt routing options		0Eh
Set PCI Interrupt		0Fh





# *PCI BIOS Function Call*

*Read Double word :*

*This function allows reading individual dwords from the configuration Space of a specific device. The Register Number parameter must be a Multiple of four (i.e., bits 0 and 1 must be set to 0).*

*Entry :*

*[AH] PCI Function ID  
[AL] Read Config DWord  
[BH] Bus Number (0...255)  
[BL] Device Number in upper 5 bits, Function Number in lower 3 bits  
[DI] Register Number (0,4,8,...252)*

*Exit :*

*[ECX] Dword read.  
[AH] Return Code:  
    Successful  
    Bad Register Number  
[CF] Completion Status, set = error, reset = success*

*Return Codes [AH] :*

*00h Successful  
83h Bad VendorID  
87h Bad Register Number  
89h Buffer too small*

*81h Func not support  
86h Device NotFound  
88h Set failed*





## *Coding Example — PCI Configuration Read by PCI BIOS call*

```
ReadPCIReg  proc  bus:word,dev:word,func:word,reg:word
```

```
cli
```

```
mov ah,0b1h      ;; Set ah = b1h
mov al,0ah        ;; Set al = 0ah
mov dx,bus        ;; Set bh = bus number
mov bh,dx
mov dx,dev        ;; Set bl = device + function number
mov bl,dx
shl bl,3h         ;;
mov dx,func
add bl,dx
mov di,reg        ;; Set di = register number
int 01ah         ;; Call PCI BIOS function call 1Ah
mov ax,cx         ;; Return value on ECX and adjust to
shr ecx,16        ;; AX and DX
mov dx,cx         ;;
sti
ret
```


```
ReadPCIReg  endp
```

## *PCI Configuration Tools*

1. Intel – PCI31.EXE
2. AMI – RU.EXE
3. Award – PCI.EXE
4. MSI – MSI.EXE



# PCI Configuration Tools - Demo



# PCI Configuration Tools - Demo

MS-DOS 模式 - MSI

自動

MSI Device Diagnostic Utility Rev:1.0D (C)2000 MicroStar International Co.

F1:New File F2:Load File F3:Save File F4:Information F5:PCI IO F6:IO R/w

Vendor ID	Device ID	Class Code	Bus/Dev/func
ALI Corporation	1621h	Bridge Device	0 0 0

xxh	x0	x1	x2	x3	x4	x5	x6	x7	x8	x9	xA	xB	xC	xD	xE	xF
0xh	B9	10	21	16	06	00	10	A4	05	00	00	06	00	00	00	00
1xh	08	00	00	E0	00	00	00	00	00	00	00	00	00	00	00	00
2xh	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
3xh	00	00	00	00	B0	00	00	00	00	00	00	00	00	00	00	00
4xh	0C	0C	00	00	00	00	00	00	00	00	00	04	04	7F	7F	7F
5xh	07	40	00	1F	00	00	00	08	1F	1F	1F	00	01	00	00	00
6xh	03	08	00	02	00	00	20	0C	1F	1F	00	00	FF	7F	52	F6
7xh	FF	7F	B0	F7	FF	7F	7F	F8	FF	7F	7F	F8	18	C6	CF	30
8xh	04	C0	F2	F4	50	05	50	15	08	00	00	80	08	00	3A	45
9xh	DA	00	00	00	7F	18	00	00	00	00	00	00	00	00	00	00
Axh	30	F1	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Bxh	02	00	10	00	03	02	00	1B	02	03	00	1B	08	00	F7	0B
Cxh	20	10	00	00	02	00	00	80	6F	6F	07	00	00	00	00	00
Dxh	88	00	40	B0	50	4F	24	0A	00	00	00	00	00	00	00	00
Exh	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Fxh	20	43	21	43	20	43	21	43	20	43	21	43	20	43	21	43

<Left>/<Right>/<Up>/<Down> : Move HighLine <ESC>: Exit <00-FF> : Input Value



## *Reference Document*

1. *PCI System Architecture Fourth Edition*
2. *PCI BIOS Specification 2.1*
3. *PCI Local Bus Specification 2.2*
4. *Intel 82802BA IO Controller Hub 2 (ICH2) Datasheet*



# Q & A



*Thank You!!*

*Wish you have a nice day!!*

