


Layout Tool

Design Flow Chart




Begin of Cadence Virtuoso


- How to implement physical devices?
 - Transistors, Resistors, Capacitors, Inductors.
 - The layout structure for different technologies are usually different.
- Get the files
 - Layer name for Metal, Poly, Diffusion, Contact, Via.
 - Technology file – cic18.tf (defined by foundry)
 - Display layers – display.drf (can be modified)

Using Cadence Virtuoso

- Preparing required information
 - Design Rules
 - Spacing, Pitch, Width, Area
 - Design rule document




Start Virtuoso




Start Virtuoso

輸入“icfb”
->按“Enter”


這不重要，
點“X”




Create a New Library



Create a New Library






Create a New Library



選“Compile a new techfile”
->點“ok”



點“Browse”->選“cic18.tf”
->點“ok”->再點“ok”




成功畫面

點“close”


產生cell



產生Layout視窗



Grid設定



Virtuoso 快捷鍵

快捷鍵	功能	快捷鍵	功能
c	複製	f	顯示全圖
m	移動	i	呼叫元件
k	尺規	p	劃線長短(path)
u	還原上一步	r	劃長方形
e	改變色彩與解析度設定	q	元件內部屬性
s	圖形延伸或縮小	l	標籤工具，標籤要加在特定的text層，打I/O與vdd，gnd腳位名
左鍵拖曳	選擇下一功能方塊	右鍵拖曳	所選方塊全部放大
Shift+k	消除所有尺規	Ctrl+z	放大
Shift+z	縮小	Shift+c	裁切(Chop)
Esc	清除剛鍵入的命令	Delete	刪除元件
shift+m	合并工具(Merge)	F2	儲存

Virtuoso 快捷鍵


材質選單

The screenshot shows the Virtuoso Layout Editor interface. On the left, the 'Materials' menu (材質選單) is open, listing various materials like DIFF, NW, DNW, PWBLK, PIMP, NIMP, VTPL, VTPHL, VTNL, VTNI, VTNHL, SAB, OD2, HRP, CONT, NWR, PO1, VARACT, ME1, VIA1, ME2, and VIA2. A red arrow points to this menu. The main workspace displays a grid with various tool icons. White arrows point from these icons to a list of shortcuts on the right. A red arrow at the bottom points to the ruler icon, labeled '尺規 "k"'. The status bar at the bottom shows coordinates and other information.
























Icon	Shortcut
Save icon	存檔 "F2"
Full screen icon	全景 "f"
Zoom in icon	Zoom in "Ctrl+z"
Zoom out icon	Zoom out "Shift+z"
Extend icon	延展 "s"
Copy icon	複製 "c"
Move icon	移動 "m"
Delete icon	刪除 "Delete"
Undo icon	復原上一步 "u"
Properties icon	物件屬性 "q"
Callout icon	呼叫元件 "i"
Wire icon	連線 "p"
Polygon icon	多邊形 "Shift+p"
Text icon	打字 "L"
Rectangle icon	畫矩形 "r"
Ruler icon	尺規 "k"

mouse L: mouseSir PopUp () R: schHiCheckAndSave ()




















材質




材質

	DIFF	drw
	NW	drw
	DNW	drw
	PWBLK	drw
	PIMP	drw
	NIMP	drw
	VTPL	drw
	VTPHL	drw
	VTNL	drw
	VTNI	drw
	VTNHL	drw
	SAB	drw
	OD2	drw
	HRP	drw
	CONT	drw
	NWR	drw
	PO1	drw
	VARACT	drw
	ME1	drw
	VIA1	drw
	ME2	drw
	VIA2	drw
	ME3	drw

材質名	LSW名
Nwell	NW
N+	NIMP
P+	PIMP
Poly	PO1
Active	DIFF
Contact	CONT
Metal1	ME1
Via1	VIA1
Text	M1_TEXT


	ME3	drw
	VIA3	drw
	ME4	drw
	VIA4	drw
	ME5	drw
	VIA5	drw
	ME6	drw
	CTM	drw
	PAD	drw
	RSYMBOL	drw
	PSYMBOL	drw
	WSYMBOL	drw
	P0_TEXT	drw
	M1_TEXT	drw
	M2_TEXT	drw
	M3_TEXT	drw
	M4_TEXT	drw
	M5_TEXT	drw
	M6_TEXT	drw

各層中連接貫孔的用法




Example of inverter

inverter



inverter



畫Contact



畫Contact


點ESC->點剛畫的矩形
-> 按q->在Left和Bottom輸入0
->在Right和Top輸入0.23
->點OK->產生0.23*0.23的矩形

Layer: CONT dg

Property	Value
Left	0
Bottom	0
Right	0.23
Top	0.23


繪製NMOS

1. 用尺規來量測距離，將會加速布局的速度，按「快速鍵 k 」後，再拉至所需範圍。
2. 如要把尺規量測距離給刪除，按快速鍵 $\text{Shift}+k$ 。




繪製NMOS

1. POLY and Active $>0.2\mu\text{m}$
2. POLY and Contact $>0.14\mu\text{m}$
3. Metal1 and Contact $>0.1\mu\text{m}$
4. Contact and Contact $>0.25\mu\text{m}$
5. Active and Contact $>0.12\mu\text{m}$





繪製NMOS

1. Metal1 and Contact $>0.1\mu\text{m}$
2. Contact and Contact $>0.25\mu\text{m}$
3. Active and Contact $>0.12\mu\text{m}$
4. Nimp and Active $>0.2\mu\text{m}$
5. Pimp and Active $>0.1\mu\text{m}$




NMOS Symbol





PMOS

1. Pimp and Active $>0.2\mu\text{m}$
2. Nimp and Active $>0.1\mu\text{m}$
3. Nwell and Nimp $>0.15\mu\text{m}$
4. Nwell and Active $>0.5\mu\text{m}$



PMOS Symbol




Label

按快速鍵L

->在Label中填上欲標之名


->將“+”放在所需之材質上




按ESC->按q


->在Layer中選M1_text

->點OK




Layout of inverter






Transistor layout example




Sharing Source and Drain




Power Sharing

Power and GND



Routing direction




DRC、LVS、PEX


- 畫完IC layout 需要檢查是否符合製程規格和電路匹配
 - 製成規格檢查: 執行**Design Rule Check (DRC)**
 - 電路匹配: 執行**Layout Versus Schematic (LVS)**
- 如果都符合DRC 和 LVS，可以把電容效應加入電路
 - 電路中有寄生電容效應稱為Post-simulation (沒有稱為pre-simulation)
 - 產生寄生電容: 執行**Parasitic Extraction (PEX)**

執行DRC


呼叫DRC




Design Rule Check (DRC)




Design Rule Check (DRC)



Design Rule Check (DRC)



Design Rule Check (DRC) Result - I




檢查是否有錯誤？
無任何錯誤顯示(空的)


Design Rule Check (DRC) Result - II

有錯誤產生


P+ imp 和 DIFF距離太小



Design Rule Check (DRC) Result - III



DRC 除錯方法




1. 點錯誤地方
2. 按滑鼠右鍵
3. 選“Highlight”


錯誤位置會被電腦指出

執行LVS


Layout vs. Schematic (LVS)



Layout vs. Schematic (LVS)




Layout vs. Schematic (LVS)




產生HSPICE電路檔案

點“Home”->點
“CIC18”資料夾


在空白處按滑鼠右鍵
選“Create Document”->
選“Empty File”




取名文字檔案和產生檔案




鍵入名




產生檔案





需要HSPICE 電路檔案



點選“檔案(inv.spi)”



1. 需使用“subckt”指令
2. 只需要鍵入電路圖(電晶體、電阻、電容之間的連線)




```
* inv
.global vdd vss
.SUBCKT inv in out
M1 out in VSS VSS N_18 L=0.18u W=1u
M1 out in VDD VDD P_18 L=0.18u W=2u
.ENDS
```


Layout vs. Schematic (LVS)

注意：
Top Cell
的名字要
和你寫的
subckt的
名字相同

選inv.spi 就是你的
HSPICE 電路檔案



Layout vs. Schematic (LVS)



執行LVS

Layout vs. Schematic (LVS)-無錯誤

The screenshot shows the Calibre RVE v2012.1_19.13: svdb INV interface. The left sidebar contains a 'Navigator' pane with sections: Results (Extraction Results, Comparison Results, Parasitics), Reports (Extraction Report, LVS Report), Rules (Rules File), View (Info, Finder, Schematics), and Setup (Options). The main window displays 'Comparison Results' for cell INV. A table shows the comparison details, and below it, a 'Cell INV Summary (Clean)' section displays 'CELL COMPARISON RESULTS (TOP LEVEL)' with a 'CORRECT' status and a schematic diagram of an inverter. The bottom of the summary section shows 'INITIAL NUMBERS OF OBJECTS' with columns for Layout, Source, and Component Type.

Layout Cell / Type	Source Cell	Nets	Instances	Ports
INV	INV	4L, 4S	1L, 1S	4L, 4S

Cell INV Summary (Clean)

CELL COMPARISON RESULTS (TOP LEVEL)


CORRECT

LAYOUT CELL NAME: INV
SOURCE CELL NAME: INV

INITIAL NUMBERS OF OBJECTS

Layout	Source	Component Type
--------	--------	----------------

哪裡錯??




1. 選 LVS Report
2. 移動旁邊柱狀體
3. 到 PROPERTY ERRORS

- ❑ LAYOUT 和 SOURCE(HSPICE code)不同
- ❑ 修改成和 SOURCE(HSPICE code)相同

修改Layout


注意:

HSPICE code永遠是對的，當發生 LVS error，只能修改layout




執行PEX

Practices Extraction (PEX)




黒点"Calibre" ->Run PEX


Practices Extraction (PEX)




Practices Extraction (PEX)



Practices Extraction (PEX)



Practices Extraction (PEX)




- 1.選擇從layout中抓出哪些電容和電阻
最少選“C+CC”
- 2.Format選HSPICE

Parasitic Extraction / Extract RC

- Extraction Methods:
 - ❑ C+CC – Lumped C model
 - Parasitic capacitors between ground and couple
 - ❑ R+C – Distributed RC model
 - Net is broken into a resistor network, associated with capacitance between ground.
 - ❑ R+C+CC – Distributed RC + Couple C
 - Distributed RC network with the coupling capacitance.
 - ❑ R – Distributed R
 - Only resistor in extraction

Post-Simulation




Post-Simulation

```
1 Inverter
2
3 .PROT
4 .LIB 'cic018.l' TT
5 .UNPROT
6 .TEMP 27
7
8 .GLOBAL VDD VSS
9 VDD VDD GND 1.8V
10 VSS VSS GND 0V
11
12 .INC 'INV.spi'
13 .INC 'INV.pex.netlist'
14
15 X1 I 0 PRE INV PRE
16 X2 I VSS VDD 0 POS INV
17
18 .PARAM F=1G T='1/F' TR='T/20' PW='T/2-TR'
19 V1 I VSS 0 PUL(0 1.8 0.3n TR TR PW T)
```

Pre-Simulation

Post-Simulation




Post-Simulation





CAP layout

Gate Capacitor


$$C = \frac{\epsilon_{ox}}{t_{ox}} W \cdot L = C_{ox} \cdot W \cdot L$$



MIM Capacitor



Example of MIM Capacitor



感謝

鄭翔及
李欣芸