# ECE260: Fundamentals of Computer Engineering

#### MIPS Instruction Set

James Moscola
Dept. of Engineering & Computer Science
York College of Pennsylvania



## MIPS Registers

- MIPS architecture has a  $32 \times 32$ -bit register file (e.g. it has  $32 \times 32$ -bit registers)
  - Registers are numbered 0 to 31
  - Registers can be referenced in assembly code using various names

Register Number	Register Name	Use	
0	\$zero	Constant value 0	
1 - 7	Coming soon	Coming soon	
8 - 15	\$t0 - \$t7	Temporary values	
16 - 23	\$s0 - \$s7	Saved temporary values	
24 - 25	\$t8 - \$t9	Temporary values	
26 - 31	Coming soon	Coming soon	

#### Representing Instructions

- All instructions are encoded in binary
  - Binary values represent type of instruction, source and destination registers, etc.
- Sequence of binary instructions is referred to as *machine code* 
  - Machine code is the output of an assembler
  - Contents of executable application files is machine code
  - Loaded into TEXT section of memory when application runs
  - Interpreted by CPU as program executes



#### MIPS Instruction Formats

- MIPS instructions are encoded as 32-bit words
- MIPS instructions includes multiple "fields":
  - A 6-bit operation or "OPCODE"
    - Specifies which operation to execute (fewer than 64)
  - Up to three 5-bit OPERAND fields
    - Each specifies a register (one of 32) as source/destination
  - May contain embedded constants or immediate values
    - 5-bits, 16-bits, or 26-bits long
    - Can be treated as signed or unsigned

Three basic MIPS instruction formats

3 register operands (2 source, 1 dest.)

R-Type opcode rs rt rd shamt funct
6-bits 5-bits 5-bits 5-bits 5-bits 6-bits

2 register operands, 16-bit constant

I-Type opcode rs rt 16-bit constant/offset
6-bits 5-bits 5-bits 16-bits

No register operands, 26-bit address constant

J-Type opcode 26-bit address constant
6-bits 26-bits

## MIPS R-Type Instructions


- Used for operations that require two source operands and shift operations
  - add, addu, sub, subu, div, divu, mult, multu, and, or, nor, xor, etc.
  - sll, srl, sra
- Instruction fields
  - op: operation code (opcode)
  - rs: first source register number
  - rt: second source register number
  - rd: destination register number
  - shamt: shift amount
  - funct: function code (extends opcode)

3 register operands (2 source, 1 dest.)

R-Type	opcode	rs	rt	rd	shamt	funct
	6-bits	5-bits	5-bits	5-bits	5-bits	6-bits

## MIPS R-Type Instruction Example

• An example add instruction:



## MIPS I-Type Instructions

• Used for immediate arithmetic, load/store, comparisons, branching instructions

**I-Type** 

6-bits

5-bits

- addi, addiu, andi, ori, etc.
- lw, sw, etc.
- Instruction fields
  - op: operation code (opcode)
  - rs: base address for load/store operations
  - rt: destination or source register number
  - 16-bit constant/offset: -2<sup>15</sup> to +2<sup>15</sup> 1
    - Constant for instructions that use immediate values
    - Offset for load and store operations (added to base address)
    - Offset for branching operations


2 register operands, 16-bit constant/offset
opcode rs rt 16-bit constant/offset

16-bits

5-bits


## MIPS I-Type Instruction Example (immediate)

• An example addi instruction:




## MIPS I-Type Instruction Example (load)

• An example **Iw** instruction:



## MIPS I-Type Instruction Example (store)

• An example **sw** instruction:



## Logical Operations

- Instructions for bitwise manipulation
- Useful for extracting and inserting groups of bits in a word


Operation	C/C++	MIPS	
Shift Left	<<	sll	
Shift Right	>>	srl, sra	
Bitwise AND	&	and, andi	
Bitwise OR		or, ori	
Bitwise XOR	^	xor	
Bitwise NOT	~	nor	

```
int x = 3; int y = 4; int z;
z = x << 1;  // z is now 6
z = y >> 1;  // z is now 2
z = x & y;  // z is now 0
z = x | y;  // z is now 7
z = x ^ y;  // z is now 7
z = ~x;  // z is now 0xfffffffc
```



## Shift Operations

- Uses R-Type instruction
  - shamt field specifies how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - sll by i bits multiplies by 2i
- Shift right logical
  - Shift right and fill with 0 bits
  - srl by i bits divides by 2<sup>i</sup> (unsigned only)
- Shift right arithmetic
  - Shift right and fill with copy of MSB



R-Type


opcode

6-bits

rs

5-bits

**Shift Left Logical**: The empty position in the least significant bit is filled with a zero.



1

0

0 | 1

0

0

0

3 register operands (2 source, 1 dest.)


Shift Right Arithmetic: The empty position in the most significant bit is filled with a copy of the original MSB.

before

after


## AND Operations

- Uses R-Type instruction (opcode = 0x00, funct = 0x24)
- Useful to mask bits in a word
  - Select some bits, clear others to 0




## **OR Operations**

- Uses R-Type instruction (opcode = 0x00, funct = 0x25)
- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged



## XOR Operations

- Uses R-Type instruction (opcode = 0x00, funct = 0x26)
- Useful to find bits that differ between words
  - Set output bit to 1 if input bits differ, others 0




#### NOT Operations

- MIPS has no NOT instruction
  - Instead, uses a **NOR** instruction (R-Type)

```
a NOR b == NOT(a OR b) // to get a NOT, just set b=0
nor $t0, $t1, $zero # negates $t1, stores result in $t0
```

- Useful to invert bits in a word
  - Changes 0's to 1's, and 1's to 0's



result of **NOR** stored in register \$t0