Cyclone V SoC Development & Education Board (DE0-Nano-SoC-HDMI)

PAGE	CONTENT
01	Cover Page
02	Block Diagram
03	FPGA IO Bank3, 4, 5 and 8
04	FPGA IO Bank 6 (HPS DDR3)
05	FPGA IO Bank 7 (HPS Peripheral Device)
06	FPGA Clock In/Out and Clock Generator
07	FPGA Configuration and EPCS device
08	FPGA Power
09	FPGA Decoupling
10	USB Blaster II
11	JTAG Chain
12	HPS Peripheral : DDR3 SDRAM
13	HPS Peripheral : UART to USB and SD Card Socket
14	HPS Peripheral : USB OTG
15	HPS Peripheral : Gagabit Ethernet
16	HPS Peripheral : Accelerometer & LTC Expansion Header
17	HPS Peripheral : Reset Circuit, Button and LED
18	FPGA: ADC1 (LTC2308) for 8-channel Analog Expansion Header and Arduino Analog input
19	FPGA: GPIO, Analog and Arduino UNO Expansion Header
20	FPGA: Button, Switch and LED
21	FPGA: HDMI TX
22	Power - 1.1V, 5V
23	Power - 2.5V, 3.3V
24	Power - 1.2V, 1.5V, 1.8V, 9V

Copyright (c) 2015 by Tenzic Inc. Taken. All dight reserved. A dight reserved. No part of this charmatic design may be reproduced, duplicated, or used without the prior william permission of Tenzic.								
Title DE0-Nano-SoC-HDMI Board								
Size B	Document Number Cover Page					Rev B0		
Date:	Thursday, March 03, 2016	Sheet	1	of	24			













































