
## Postlab:


```
delta time0.04000425338745117
delta time0.039997100830078125
delta time0.03999972343444824
delta time0.03999900817871094
delta time0.04000043869018555
delta time0.039999961853027344
delta time0.03999900817871094
delta time0.040003061294555664
```

As we can see from the delta time for each frame reading, it takes less than 0.05 seconds for acquiring each frame, showing that we are able to acquire 20 frames per second from the image sensor.

Plot for pixel value at 50, 50 with 10 ms integration:



Plot for pixel value at 50, 50 with 1 ms integration:



```
temporal noise at 10 msec 0.5192301994298867
temporal noise at 1 msec 0.17291616465790585
```

The temporal noise is calculated by taking the standard deviation of the pixel value at 50,50 with 10 msec and 1 msec. As we can see, while the value for 10ms is far higher than 1ms, the standard deviation of 10ms is also higher than the 1ms since it integrate for a longer amount of time, introducing more noise and fluctuation in the reading.

```
Python:
lab10.py:
#%%
# import various libraries necessary to run your Python code
import time # time related library
import sys,os # system related library
import numpy as np
import matplotlib.pyplot as plt
import cv2
ok sdk loc = "C:\Program Files\Opal Kelly\FrontPanelUSB\API\Python\x64"
ok dll loc = "C:\\Program Files\\Opal Kelly\\FrontPanelUSB\\API\\lib\\x64"
sys.path.append(ok sdk loc) # add the path of the OK library
os.add dll directory(ok dll loc)
import ok
            # OpalKelly library
#%%
def reset image sensor():
  dev.SetWireInValue(0x01, 1)
  dev.UpdateWireIns()
```

```
time.sleep(0.5)
  dev.SetWireInValue(0x01, 0)
  dev.UpdateWireIns()
  time.sleep(0.1)
#%%
def write to device(reg addr, value):
  dev.SetWireInValue(0x00, 0)
  dev.UpdateWireIns()
  dev.SetWireInValue(0x02, reg addr)
  dev.SetWireInValue(0x03, value)
  dev.UpdateWireIns() # Update the WireIns
  time.sleep(0.1)
  dev.SetWireInValue(0x00, 1) # Write trigger
  dev.UpdateWireIns() # Update the WireIns
  time.sleep(0.1)
  dev.SetWireInValue(0x00, 0)
  dev.UpdateWireIns() # Update the WireIns
#%%
def read from device(reg addr):
  dev.SetWireInValue(0x00, 0)
  dev.UpdateWireIns() # Update the WireIns
  time.sleep(0.1)
  dev.SetWireInValue(0x02, reg addr)
  dev.SetWireInValue(0x00, 2) # Read trigger
  dev.UpdateWireIns() # Update the WireIns
  time.sleep(0.1)
  dev.UpdateWireOuts()
  read = dev.GetWireOutValue(0x20)
```

```
if slave addr == 0x3C:
#
     L = read // 2**8
     m_H = read - (m_L * 2**8)
#
     read = m H * 2**8 + m L
#
#
   if read \ge 2**15:
#
     read = read - 2**16 \# deal with 2's complement
  dev.SetWireInValue(0x00, 0)
  dev.UpdateWireIns()
  return read
#%%
def setup image sensor():
  print("setting up...")
  reset_image_sensor()
  write to device(3, 8)
  write to device(4, 160)
  write to device(57, 3)
  write to device(58, 44)
  write to device(59, 240)
  write_to_device(60, 10)
  write to device(69, 9)
  write to device(80, 2)
  write_to_device(83, 187)
  write_to_device(97, 240)
  write to device(98, 10)
  write to device(100, 112)
  write to device(101, 98)
  write to device(102, 34)
  write_to_device(103, 64)
  write to device(106, 94)
```

```
write to device(107, 110)
  write to device(108, 91)
  write to device(109, 82)
  write to device(110, 80)
  write to device(117, 91)
  print("setting up done")
#%%
def read a frame(HS counter):
  buf = bytearray(315392)
  dev.SetWireInValue(0x01, HS counter)
  dev.UpdateWireIns()
  dev.ReadFromBlockPipeOut(0xa0, 1024, buf)
  return buf
#%%
# Define FrontPanel device variable, open USB communication and
# load the bit file in the FPGA
dev = ok.okCFrontPanel() # define a device for FrontPanel communication
SerialStatus=dev.OpenBySerial("")
                                    # open USB communication with the OK board
# We will NOT load the bit file because it will be loaded using JTAG interface from Vivado
# Check if FrontPanel is initialized correctly and if the bit file is loaded.
# Otherwise terminate the program
print("-----")
if SerialStatus == 0:
  print ("FrontPanel host interface was successfully initialized.")
else:
  print ("FrontPanel host interface not detected. The error code number is:" +
str(int(SerialStatus)))
  print("Exiting the program.")
```

```
sys.exit()
#%% Reg and value constants
HS counter = 0
#%%
# Define the two variables that will send data to the FPGA
# We will use WireIn instructions to send data to the FPGA
time.sleep(1)
setup image sensor()
last time = 0
counter = 0
intencities1 = np.array([])
intencities2 = np.array([])
write to device(42,98)
write to device(43,2)
for counter in range(200):
  current time = time.time()
  print("delta time" + str(current_time - last_time))
  last time = current time
  HS counter = HS counter + 2
  buf = read a frame(HS counter)
  arr = np.frombuffer(buf, dtype=np.uint8, count=314928)
  arr = arr.reshape((486,648))
  if counter < 100:
    intencities 1 = np.append(intencities 1, arr[50][50])
  if counter == 99:
    write to device(42, 61)
    write to device(43, 0)
  if counter \geq 100 and counter \leq 200:
```

```
intencities2 = np.append(intencities2, arr[50][50])
  cv2.imshow("image",arr)
  cv2.waitKey(1)
plt.figure()
plt.plot(range(100), intencities1)
plt.title("intencity1 vs. frame")
plt.xlabel("frame")
plt.ylabel("intencity1")
plt.draw()
print("noise ", np.std(intencities1))
plt.figure()
plt.plot(range(100), intencities2)
plt.title("intencity2 vs. frame")
plt.xlabel("frame")
plt.ylabel("intencity2")
plt.draw()
plt.show()
print("noise ", np.std(intencities2))
#while (True):
  current_time = time.time()
   print("delta time" + str(current_time - last_time))
# last time = current time
# HS counter = HS counter + 2
# buf = read a frame(HS counter)
# arr = np.frombuffer(buf, dtype=np.uint8, count=314928)
# arr = arr.reshape((486,648))
  cv2.imshow("image",arr)
```

```
# cv2.waitKey(1)
# plt.imshow(arr, cmap = 'gray')
# plt.show()
# # Read data from BT PipeOut
#for i in range (0, 1024, 1):
# result = buf[i];
# print (result)
dev.Close
Verilog: (same as lab 9)
Main.v:
'timescale 1ns / 1ps
module Main(
  output [7:0] led,
  input sys_clkn,
  input sys_clkp,
  input CVM300 CLK OUT,
  output CVM300_CLK_IN,
  output CVM300_SYS_RES_N,
  output CVM300_FRAME_REQ,
  output CVM300_SPI_EN,
  output CVM300_SPI_CLK,
  input CVM300 SPI OUT,
```

```
output CVM300_SPI_IN,
  input CVM300_Line_valid,
  input CVM300_Data_valid,
  input [9:0] CVM300_D,
  input [4:0] okUH,
  output [2:0] okHU,
  inout [31:0] okUHU,
  inout okAA
);
  wire clk;
  IBUFGDS osc clk(
    .O(clk),
    .I(sys_clkp),
    .IB(sys_clkn)
  );
  wire [31:0]PC_rx;
  wire [31:0]PC_tx;
  wire [31:0]PC_command;
  wire [31:0]PC_addr;
  wire [31:0]PC_val;
  wire FIFO_wr_clk;
```

```
wire FIFO_wr_enable;
wire [31:0]FIFO_data_in;
wire FIFO_full;
wire FIFO_BT;
wire FIFO_read_enable;
wire FIFO_read_reset;
wire FIFO write reset;
wire USB_ready;
USB_Driver USB_Driver(
  .clk(clk),
  .okUH(okUH),
  .okHU(okHU),
  .okUHU(okUHU),
  .okAA(okAA),
  .PC_rx(PC_rx),
  .PC_tx(PC_tx),
  .PC_command(PC_command),
  .PC_addr(PC_addr),
  .PC_val(PC_val),
  .FIFO_wr_clk(FIFO_wr_clk),
  .FIFO_read_reset(FIFO_read_reset),
  .FIFO_write_reset(FIFO_write_reset),
  .FIFO_wr_enable(FIFO_wr_enable),
  .FIFO_data_in(FIFO_data_in),
```

```
.FIFO_full(FIFO_full),
  .FIFO_BT(FIFO_BT),
  .FIFO_read_enable(FIFO_read_enable),
  .USB_ready(USB_ready));
CVM300 driver CVM300 driver (
  .clk(clk),
  .CVM300 CLK OUT(CVM300 CLK OUT),
  .CVM300_CLK_IN(CVM300_CLK_IN),
  .CVM300_SYS_RES_N(CVM300_SYS_RES_N),
  .CVM300_FRAME_REQ(CVM300_FRAME_REQ),
  .CVM300 SPI EN(CVM300 SPI EN),
  .CVM300 SPI CLK(CVM300 SPI CLK),
  .CVM300_SPI_OUT(CVM300_SPI_OUT),
  .CVM300_SPI_IN(CVM300_SPI_IN),
  .CVM300_LVAL(CVM300_Line_valid),
  .CVM300 DVAL(CVM300 Data valid),
  .CVM300 D(CVM300 D),
  .PC_rx(PC_rx),
 .PC tx(PC tx),
  .PC command(PC command),
 .PC addr(PC addr),
  .PC val(PC val),
  .FIFO_wr_clk(FIFO_wr_clk),
```

```
.FIFO read reset(FIFO read reset),
    .FIFO write reset(FIFO write reset),
    .FIFO_wr_enable(FIFO_wr_enable),
    .FIFO_data_in(FIFO_data_in),
    .FIFO_full(FIFO_full),
    .FIFO BT(FIFO BT),
    .USB ready(USB ready));
  //Instantiate the ILA module
  ila_0 ila_sample12 (
    .clk(clk),
    .probe0({CVM300_D,CVM300_Line_valid,CVM300_Data_valid,CVM300_CLK_OUT}),
    .probe1(CVM300_FRAME_REQ),
    .probe2(FIFO BT),
    .probe3(FIFO read enable),
    .probe4(FIFO wr enable),
    .probe5(USB_ready));
endmodule
SPI.v:
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 2024/10/19 12:59:21
// Design Name:
// Module Name: SPI
// Project Name:
```

```
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module SPI_driver(
  input wire clk,
  output reg [2:0] cur state,
  input wire SPI_MISO,
  output reg SPI_MOSI,
  output reg SPI_CLK,
  output reg SPI EN,
  output reg busy,
  input wire command_read,
  input wire rx_read,
  input wire tx read,
  input wire [1:0] Spi_rw,
  output reg [7:0] Spi_rx_reg,
  input wire [7:0] Spi_tx_reg
  );
```

```
localparam IDLE = 3'b000;
localparam SPITX = 3'b001;
localparam SPIRX = 3'b010;
localparam SPIED = 3'b100;
reg [1:0] command FIFO[15:0];
reg [7:0] tx_FIFO[15:0];
reg [7:0] rx FIFO[15:0];
reg [3:0] command addrw;
reg [3:0] command_addrr;
reg [3:0] tx_addrw;
reg [3:0] tx_addrr;
reg [3:0] rx addrw;
reg [3:0] rx addrr;
wire command empty;
wire tx_empty;
wire rx empty;
initial begin
  cur state = 7'd0;
  SPI_MOSI = 1'b0;
  SPI_CLK = 1'b0;
  SPI EN = 1'b0;
  busy = 1'b0;
  command addrw = 4'b0;
  command_addrr = 4'd0;
  tx_addrw = 4'd0;
  tx addrr = 4'd0;
```

```
rx addrw = 4'd0;
  rx addrr = 4'd0;
end
assign tx_empty = \&(\sim(tx_addrr^tx_addrw));
assign rx_empty = &(~(rx_addrr^rx_addrw));
assign command empty = &(\sim(command addrr^\simcommand addrw));
always @(posedge clk) begin
  if (command read == 1'b1) begin
    command FIFO[command addrw] <= Spi rw;
    command addrw <= command addrw + 1;
  end
  if (tx read == 1'b1) begin
    tx FIFO[tx addrw] <= Spi tx reg;
    tx addrw \le tx addrw + 1;
  end
  if (rx read == 1'b1) begin
    if(rx empty != 1'b1) begin
       Spi_rx_reg <= rx_FIFO[rx_addrr];
       rx addrr \le rx addrr + 1;
    end else begin
       Spi_rx_reg <= 8'b11111111;
    end
  end
end
reg[2:0] bit_counter;
reg[2:0] clk counter;
```

```
reg[7:0] rx temp reg;
always @(posedge clk) begin
    case(cur_state)
       IDLE: begin
         busy <= 1'b0;
         if(command empty == 1'b0)begin
           if(command FIFO[command addrr] == 2'b01)begin
              command addrr <= command addrr + 1;
                          <= SPITX;
              cur state
              clk counter <= 3'b000;
              bit_counter <= 3'b111;
              busy <= 1'b1;
           end
           //add error detection if the first command out of IDLE is rx, this is incorrectly set by
the controller
           // also add error detection if when entering TX, check for TX_FIFO empty, if not,
controller is incorrectly set
         end
      end
       SPITX: begin
         case(clk_counter)
           3'b000 : begin
              SPI EN <= 1'b1;
              SPI CLK <= 1'b0;
              SPI MOSI <= tx FIFO[tx addrr][bit counter];
              busy <= 1'b1;
              clk counter <= clk counter + 1;
           end
```

```
3'b100 : begin
       SPI CLK <= 1'b1;
       clk_counter <= clk_counter + 1;</pre>
    end
    3'b111 : begin
       if(bit counter != 3'b000) begin
         bit counter <= bit counter -1;
         clk counter <= 3'b000;
       end else begin
         bit counter <= 3'b111;
         clk counter <= 3'b000;
         tx_addrr \le tx_addrr + 1;
         if(command_empty == 1'b1)cur_state <= SPIED;
         else begin
            if (command FIFO[command addrr] == 2'b01) cur state <= SPITX;
            else cur state <= SPIRX;
            command addrr <= command addrr + 1;
            //add error detection if 2'b10 or 2'b01 is not the data read from the FIFO
         end
       end
    end
    default : begin
       clk_counter <= clk_counter + 1;</pre>
    end
  endcase
end
SPIRX: begin
  case(clk_counter)
    3'b000 : begin
```

```
SPI EN <= 1'b1;
  SPI CLK <= 1'b0;
  clk_counter <= clk_counter + 1;</pre>
end
3'b100 : begin
  SPI CLK <= 1'b1;
  rx temp reg[bit counter] <= SPI MISO;
  clk counter <= clk counter +1;
end
3'b111 : begin
  if(bit counter != 3'b000) begin
    bit_counter <= bit_counter - 1;</pre>
     clk_counter <= 3'b000;
  end else begin
     bit counter <= 3'b111;
    clk counter <= 3'b000;
    rx_FIFO[rx_addrw] <= rx_temp_reg;</pre>
    rx addrw \le rx addrw + 1;
    if(command_empty == 1'b1) cur_state <= SPIED;
     else begin
       if(command FIFO[command addrr] == 2'b01) cur state <= SPITX;
       else cur_state <= SPIRX;
       command_addrr <= command_addrr + 1;</pre>
     end
  end
end
default : begin
  clk_counter <= clk_counter + 1;</pre>
end
```

```
endcase
      end
      SPIED: begin
        case(clk_counter)
          3'b000 : begin
            SPI EN <=1'b1;
            SPI_CLK <=1'b0;
            clk_counter <= clk_counter + 1;</pre>
          end
          3'b100 : begin
            SPI_EN <= 1'b0;
            SPI_CLK \le 1'b0;
            SPI_MOSI <= 1'b0;
            clk_counter <= 3'b000;
            cur state <= IDLE;
          end
          default : begin
            clk_counter <= clk_counter + 1;</pre>
          end
        endcase
      end
    endcase
endmodule
SPI_controller.v:
`timescale 1ns / 1ps
// Company:
```

end

```
// Engineer:
//
// Create Date: 2024/09/22 14:34:42
// Design Name:
// Module Name: TS_controller
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module SPI_controller(
  input clk,
  input wire [31:0] PC_rx,
  input wire [31:0] PC_addr,
  input wire [31:0] PC_val,
  output reg [31:0] PC_tx,
  output reg command read,
  output reg rx_read,
  output reg tx_read,
  output reg [7:0] tx_byte,
```

```
output reg [1:0] rw,
output reg [9:0] cur state,
input wire [7:0] rx_byte,
input wire busy
);
reg busy reg = 0;
reg [7:0] tx_byte_reg;
reg [7:0] rx byte reg;
reg [2:0] read counter;
reg [31:0] PC rx reg1, PC rx reg2;
localparam idle = 10'b0000000001;
localparam start wr = 10b00000000010;
localparam tx wr1 = 10'b0000000100;
localparam tx wr2 = 10'b0000001000;
localparam end wr = 10'b0000010000;
localparam start rt = 10'b0000100000;
localparam tx rt = 10'b0001000000;
localparam rx rt = 10'b0010000000;
localparam wait rt = 10'b0100000000;
localparam end rt = 10'b1000000000;
initial begin
  cur state <= idle ;
  PC rx reg1 \leq 0;
  PC rx reg2 \le 0;
  tx byte reg \leq 0;
  rx byte reg \leq 0;
```

```
busy reg <= 1'b0;
  read counter \leq 0;
end
integer i;
always @(posedge clk) begin
  for (i=0; i<8; i=i+1) begin
     tx byte[i] <= tx byte reg[i];
     rx byte reg[i] <= rx byte[i];</pre>
  end
end
always @(posedge clk) begin
  case (cur state)
     idle_: begin
       command read <= 1'b0;
       tx_read <= 1'b0;
       rx read <= 1'b0;
       PC rx reg1 <= PC rx;
       PC_rx_reg2 <= PC_rx_reg1;</pre>
       if (PC_rx_reg2[0] == 1'b0 && PC_rx_reg1[0] == 1'b1) begin
          cur_state <= start_wr;
       end
       if (PC rx reg2[1] == 1'b0 && PC rx reg1[1] == 1'b1) begin
          cur_state <= start_rt;
       end
     end
```

```
//Write single byte
start_wr: begin
  tx_byte_reg <= {1'b1, PC_addr[6:0]};
  cur_state <= tx_wr1;
end
tx wr1: begin
  tx_byte_reg <= PC_val[7:0];</pre>
  command_read <= 1'b1;</pre>
  rw \le 2'b01;
  tx read <= 1'b1;
  cur_state <= tx_wr2;</pre>
end
tx_wr2: begin
  command_read <= 1'b1;</pre>
  rw \le 2'b01;
  tx read <= 1'b1;
  cur_state <= end_wr;
end
end_wr:begin
  tx_byte_reg \le \{8\{1'b0\}\};
  command_read <= 1'b0;
  tx_read <= 1'b0;
  cur_state <= idle_;</pre>
end
//Read two byte
start rt: begin
  tx_byte_reg <= {1'b0, PC_addr[6:0]};
  cur_state <= tx_rt;
end
```

```
tx_rt: begin
  command_read <= 1'b1;</pre>
  rw \le 2'b01;
  tx_read <= 1'b1;
  cur_state <= rx_rt;
end
rx rt: begin
  command_read <= 1'b1;</pre>
  tx read <= 1'b0;
  rw \le 2'b10;
  cur state <= wait rt;
end
wait_rt: begin
  tx byte reg \leq \{8\{1'b0\}\};
  command read <= 1'b0;
  rw \le 2'b00;
  busy_reg <= busy;</pre>
  if (busy_reg == 1'b1 && busy == 1'b0) begin
    rx_read <= 1'b1;
     cur_state <= end_rt;</pre>
  end
end
end_rt: begin
  rx read \leq 1'b0;
  read counter <= read counter + 1;
  if (read counter == 2) begin
     PC_tx[7:0] \le rx_byte_reg;
     read_counter <= 0;
     cur_state <= idle_;</pre>
```

```
end
      end
      default : begin
        tx_byte_reg \le \{8\{1'b0\}\};
        cur_state <= idle_;
      end
     endcase
  end
endmodule
USB_Driver.v:
`timescale 1 ps / 1 ps
module USB_Driver(
  input clk,
  input wire [4:0] okUH,
  output wire [2:0] okHU,
  inout wire [31:0] okUHU,
  inout wire okAA,
  output [31:0]PC_rx,
  input [31:0]PC_tx,
  output [31:0]PC_command,
  output [31:0]PC_addr,
  output [31:0]PC_val,
```

```
input FIFO_wr_clk,
input FIFO_read_reset,
input FIFO_write_reset,
input FIFO_wr_enable,
input [31:0]FIFO data in,
output FIFO full, // currently not used
output FIFO BT,
output FIFO read enable,
input USB ready
);
wire okClk;
                 //These are FrontPanel wires needed to IO communication
wire [112:0]
             okHE; //These are FrontPanel wires needed to IO communication
wire [64:0]
             okEH; //These are FrontPanel wires needed to IO communication
//This is the OK host that allows data to be sent or recived
okHost hostIF (
  .okUH(okUH),
  .okHU(okHU),
  .okUHU(okUHU),
  .okClk(okClk),
  .okAA(okAA),
  .okHE(okHE),
  .okEH(okEH)
);
//Depending on the number of outgoing endpoints, adjust endPt count accordingly.
//In this example, we have 1 output endpoints, hence endPt count = 1.
localparam endPt_count = 2;
```

```
wire [endPt count*65-1:0] okEHx;
okWireOR # (.N(endPt count)) wireOR (okEH, okEHx);
okWireIn wire10 ( .okHE(okHE),
          .ep_addr(8'h00),
          .ep dataout(PC rx));
okWireIn wire11 ( .okHE(okHE),
          .ep addr(8'h01),
          .ep dataout(PC command));
okWireIn wire12 ( .okHE(okHE),
          .ep_addr(8'h02),
          .ep_dataout(PC_addr));
okWireIn wire13 ( .okHE(okHE),
          .ep addr(8'h03),
          .ep dataout(PC val));
okWireOut wire20 ( .okHE(okHE),
          .okEH(okEHx[0*65 +: 65]),
          .ep_addr(8'h20),
          .ep_datain(PC_tx));
wire [31:0] FIFO data out;
wire prog full;
fifo_generator_0 FIFO_for_Counter_BTPipe_Interface (
  .wr_clk(FIFO_wr_clk),
  .wr_rst(FIFO_write_reset),
```

```
.rd_clk(okClk),
    .rd_rst(FIFO_read_reset),
    .din(FIFO_data_in[9:2]),
    .wr_en(FIFO_wr_enable),
    .rd_en(FIFO_read_enable),
    .dout(FIFO_data_out),
    .full(FIFO full),
    .prog_full(prog_full),
    .empty(FIFO empty)
  );
  okBTPipeOut CounterToPC (
    .okHE(okHE),
    .okEH(okEHx[ 1*65 +: 65 ]),
    .ep addr(8'ha0),
    .ep_datain(FIFO_data_out),
    .ep_read(FIFO_read_enable),
    .ep_blockstrobe(FIFO_BT),
    .ep_ready(prog_full)
  );
endmodule
CVM300_driver.v:
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 2024/11/03 11:05:11
```

//

```
// Design Name:
// Module Name: CVM300 driver
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module CVM300 driver(
  input clk,
  input CVM300_CLK_OUT,
  output CVM300_CLK_IN,
  output CVM300_SYS_RES_N,
  output CVM300_FRAME_REQ,
  output CVM300_SPI_EN,
  output CVM300_SPI_CLK,
  input CVM300_SPI_OUT,
  output CVM300_SPI_IN,
  input CVM300_LVAL,
  input CVM300_DVAL,
  input [9:0] CVM300_D,
```

```
input [31:0]PC_rx,
output [31:0]PC_tx,
input [31:0]PC_command,
input [31:0]PC_addr,
input [31:0]PC_val,
output FIFO_wr_clk,
output FIFO read reset,
output FIFO_write_reset,
output FIFO_wr_enable,
output [31:0]FIFO_data_in,
input FIFO_full, // currently not used
input FIFO_BT,
output USB ready
);
wire [3:0] SPI_state;
wire busy;
wire command_read;
wire rx_read;
wire tx_read;
wire [1:0] Spi_rw;
wire [7:0] Spi rx reg;
wire [7:0] Spi tx reg;
wire [9:0] controller_state;
//SPI SERDES
SPI_driver SPI_driver(
```

```
.clk(clk),
.cur_state(SPI_state),
.SPI_MISO(CVM300_SPI_OUT),
.SPI_MOSI(CVM300_SPI_IN),
.SPI_CLK(CVM300_SPI_CLK),
.SPI EN(CVM300 SPI EN),
.busy(busy),
.command read(command read),
.rx_read(rx_read),
.tx_read(tx_read),
.Spi_rw(Spi_rw),
.Spi_rx_reg(Spi_rx_reg),
.Spi_tx_reg(Spi_tx_reg)
);
//SPI controller
SPI_controller SPI_controller(
.clk(clk),
.PC_rx(PC_rx),
.PC_addr(PC_addr),
.PC_val(PC_val),
.PC_tx(PC_tx),
.command_read(command_read),
.rx read(rx read),
.tx read(tx read),
.rw(Spi_rw),
.tx_byte(Spi_tx_reg),
.rx_byte(Spi_rx_reg),
```

```
.busy(busy),
.cur_state(controller_state)
);
reg CVM Clk;
reg [23:0] ClkDivCVM = 24'd0;
assign CVM300_CLK_IN = CVM_Clk;
always @(posedge clk) begin
 if (ClkDivCVM == 4) begin
   CVM Clk <= !CVM Clk;
   ClkDivCVM \le 0;
 end else begin
   ClkDivCVM <= ClkDivCVM + 1'b1;
 end
end
reg reset = 1;
reg started = 0;
reg frame request = 0;
reg [15:0] HS counter = 0;
always @(posedge CVM_Clk) begin
 if (PC_command[0] == 1) begin
   reset \leq 1;
```

```
started \leq 1;
    HS counter <= 16'd1;
  end
  else begin
    if (started) reset \leq 0;
    else reset \leq 1;
  end
  if (PC command[16:1] == HS counter && started == 1'b1) begin
    HS_counter <= HS_counter + 1;
    frame request <= 1'b1;
  end
  else begin
    frame request <= 1'b0;
  end
end
assign CVM300_SYS_RES_N = ~reset;
assign CVM300_FRAME_REQ = frame_request;
assign FIFO_read_reset = frame_request;
assign FIFO_write_reset = frame_request;
reg[31:0] FIFO_data_in_reg;
reg FIFO_ready_reg;
reg FIFO_wrena_reg;
reg read flag=1'b0;
reg CMV clk CDC;
reg CMV_clk;
reg CMV_clk_reg;
```

```
always @(posedge clk) begin
  CMV clk CDC <= CVM300 CLK OUT;
  CMV_clk <= CMV_clk_CDC;
  CMV clk reg <= CMV clk;
  if (CMV clk == 1'b0 && CMV_clk_reg == 1'b1) begin
    if (CVM300 LVAL == 1'b1 && CVM300 DVAL == 1'b1) begin
      FIFO data in reg[9:0] \le CVM300 D;
      FIFO data in reg[31:10] \le 0;
      read flag \leq 1'b1;
      FIFO wrena reg <= 1'b1;
    end
  end
  else FIFO_wrena_reg <= 1'b0;
  if (CVM300 LVAL == 1'b0 && CVM300 DVAL == 1'b0) begin
    if (read flag == 1'b1) FIFO ready reg <= 1'b1;
    read flag <= 1'b0;
  end
  if (FIFO BT == 1'b1) FIFO ready reg <= 1'b0;
end
assign FIFO data in = FIFO data in reg;
assign FIFO_wr_enable = FIFO_wrena_reg;
assign FIFO_wr_clk = clk;
assign USB ready = FIFO ready reg;
```

endmodule