- 1. If counting the reserved registers, there are in total 123 registers in the LSM303DLHC module, with 64 registers for Linear acceleration sensor and 59 registers for Magnetic field sensor. If not counting the reserved registers, there are 45 registers in total, with 30 register for Linear acceleration sensor and 15 registers for Magnetic field sensor.
- 2. Acceleration: x_acceleration at 0xA8 and 0xA9, y_acceleration at 0xAA and 0xAB, z_acceleration at 0xAC and 0xAD. (Acceleration sensor has slave address 0x32) Magnetic: x_mag at 0x03 and 0x04, y_mag at 0x07 and 0x08, and z_mag at 0x05 and 0x06. (Magnetic sensor has slave address 0x3C)
- 3. For all of the output data, there are 16 bits per channel, which is why we need to read two bytes for each channel output.
- 4. I think we can use capacitor such that one surface is fixed while the another surface will move when there are acceleration, so with different acceleration the distance between the surfaces will be different and the capacitance will be different. By measuring the capacitance, we can measure the acceleration. To measure acceleration in different axis, just position the capacitors in different orientations.

CP1 question:

Yes, the sensor data make sense. When we do not move the board, it has 1g reading on the x-axis because of gravity and around 0g reading on other axis. While turn it by 90 degree, the y-axis has 1g reading while other axis readings are 0. When I move it in a direction, there will be higher reading in the corresponding axis and the faster I move it, the higher is the reading.

Python code:

```
# -*- coding: utf-8 -*-

#%%

# import various libraries necessary to run your Python code

import time  # time related library

import sys,os  # system related library

ok_sdk_loc = "C:\\Program Files\\Opal Kelly\\FrontPanelUSB\\API\\Python\\x64"

ok_dll_loc = "C:\\Program Files\\Opal Kelly\\FrontPanelUSB\\API\\lib\\x64"
```

```
sys.path.append(ok_sdk_loc)  # add the path of the OK library
os.add_dll_directory(ok_dll_loc)
```

```
import ok  # OpalKelly library

#%%

def write_to_device(slave_addr, reg_addr, value):
    dev.SetWireInValue(0x00, 0)
    dev.UpdateWireIns()
    dev.SetWireInValue(0x01, slave_addr)
    dev.SetWireInValue(0x02, reg_addr)
```

```
dev.SetWireInValue(0x03, value)
   dev.UpdateWireIns() # Update the WireIns
   time.sleep(0.5)
   dev.SetWireInValue(0x00, 1) # Write trigger
   dev.UpdateWireIns() # Update the WireIns
   time.sleep(0.5)
   dev.SetWireInValue(0x00, 0)
   dev.UpdateWireIns() # Update the WireIns
def read_from_device(slave_addr, reg_addr):
   dev.SetWireInValue(0x00, 0)
   dev.UpdateWireIns() # Update the WireIns
   time.sleep(0.2)
   dev.SetWireInValue(0x01, slave_addr)
   dev.SetWireInValue(0x02, reg_addr)
   dev.SetWireInValue(0x00, 2) # Read trigger
   dev.UpdateWireIns() # Update the WireIns
   time.sleep(0.2)
   dev.UpdateWireOuts()
   read = dev.GetWireOutValue(0x20)
   if slave_addr == 0x3C:
      m_L = read // 2**8
      m_H = read - (m_L * 2**8)
       read = m_H * 2**8 + m_L
   if read >= 2**15:
   dev.SetWireInValue(0x00, 0)
   dev.UpdateWireIns()
   return read
dev = ok.okCFrontPanel() # define a device for FrontPanel communication
SerialStatus=dev.OpenBySerial("") # open USB communication with the OK board
```

```
# Check if FrontPanel is initialized correctly and if the bit file is loaded.
# Otherwise terminate the program
print("-----")
if SerialStatus == 0:
    print ("FrontPanel host interface was successfully initialized.")
else:
    print ("FrontPanel host interface not detected. The error code number is:" + str(int(SerialStatus)))
```

```
print("Exiting the program.")
sys.exit ()
```

```
#%% Reg and value constants
ctrl_reg_1_addr = 0x20
ctrl_reg_1_value = 0x37
mr_reg_m_addr = 0x02
mr_reg_m_value = 0x00
accel_slave_addr = 0x32
magnet_slave_addr = 0x3C
x_a_reg_addr = 0xA8
y_a_reg_addr = 0xAA
z_a_reg_addr = 0xAC
x_m_reg_addr = 0x03
y_m_reg_addr = 0x07
z_m_reg_addr = 0x05
write_to_device(accel_slave_addr, ctrl_reg_1_addr, ctrl_reg_1_value) # Enable output
write_to_device(magnet_slave_addr, mr_reg_m_addr, mr_reg_m_value)  # Continuous-conversion mode
while True:
```

```
print("Send 60 signal to the FSM")
x_a_read = read_from_device(accel_slave_addr, x_a_reg_addr)
print("x-acceleration read is " + str(x_a_read / 16000) + " g")
#input()
y_a_read = read_from_device(accel_slave_addr, y_a_reg_addr)
print("y-acceleration read is " + str(y_a_read / 16000) + " g")
#input()

z_a_read = read_from_device(accel_slave_addr, z_a_reg_addr)
print("z-acceleration read is " + str(z_a_read / 16000) + " g")
#input()
x_m_read = read_from_device(magnet_slave_addr, x_m_reg_addr)
print("x-magnetic read is " + str(x_m_read))
#input()
y_m_read = read_from_device(magnet_slave_addr, y_m_reg_addr)
print("y-magnetic read is " + str(y_m_read))
#input()
z_m_read = read_from_device(magnet_slave_addr, z_m_reg_addr)
print("y-magnetic read is " + str(y_m_read))
#input()

z_m_read = read_from_device(magnet_slave_addr, z_m_reg_addr)
print("z-magnetic read is " + str(z_m_read))
#input()
```

```
Verilog code:
main.v:
`timescale 1ns / 1ps
module Main(
    output [7:0] led,
    input sys_clkn,
    input sys_clkp,
    output ADT7420 A0,
    output ADT7420 A1,
    output I2C_SCL_1,
    inout I2C_SDA_1,
    input [4:0] okUH,
    output [2:0] okHU,
    inout [31:0] okUHU,
    inout okAA
);
   //
                                                                Clock
reg ILA_Clk;
    wire clk;
    reg [23:0] ClkDivILA = 24'd0;
    IBUFGDS osc_clk(
       .O(clk),
       .I(sys_clkp),
       .IB(sys clkn)
   );
    always @(posedge clk) begin
       if (ClkDivILA == 10) begin
           ILA_Clk <= !ILA_Clk;</pre>
           ClkDivILA <= 0;
       end else begin
           ClkDivILA <= ClkDivILA + 1'b1;
       end
    end
                              Clock
   //
                                                           generation;
```

```
//PC
// TODO verify OK communication function
    wire [31:0]
                   PC rx;
    wire [31:0]
                   PC tx;
    wire [31:0]
                   PC slave addr;
                   PC addr;
    wire [31:0]
    wire [31:0]
                   PC_val;
    wire [112:0]
                   okHE;
    wire [64:0]
                   okEH;
    localparam endPt count = 2;
    wire [endPt count*65-1:0] okEHx;
    okWireOR # (.N(endPt_count)) wireOR (okEH, okEHx);
    okHost hostIF (
        .okUH(okUH),
        .okHU(okHU),
        .okUHU(okUHU),
        .okClk(okClk),
        .okAA(okAA),
        .okHE(okHE),
        .okEH(okEH)
    );
    okWireIn wire10 (
                       .okHE(okHE),
                          .ep_addr(8'h00),
                          .ep_dataout(PC_rx));
    okWireIn wire11 (
                       .okHE(okHE),
                          .ep addr(8'h01),
                          .ep_dataout(PC_slave_addr));
    okWireIn wire12 (
                       .okHE(okHE),
                          .ep_addr(8'h02),
                          .ep dataout(PC addr));
    okWireIn wire13 (
                       .okHE(okHE),
                          .ep_addr(8'h03),
                          .ep_dataout(PC_val));
    okWireOut wire20 (
                       .okHE(okHE),
                          .okEH(okEHx[ 0*65 +: 65 ]),
                          .ep addr(8'h20),
                          .ep_datain(PC_tx));
    //
```

PC

```
//I2C
wire SCL, SDA, ACK;
   wire [5:0] State;
   wire [7:0] tx_byte,rx_byte;
   wire [1:0] next step;
   wire ready;
   wire busy;
   I2C_driver I2C_SERDES (
       .busy(busy),
       .led(led),
       .clk(clk),
       .ADT7420 A0(ADT7420 A0),
       .ADT7420_A1(ADT7420_A1),
       .12C SCL 0(12C SCL 1),
       .I2C SDA 0(I2C SDA 1),
       .ACK(ACK),
       .SCL(SCL),
       .SDA(SDA),
       .State(State),
       .tx_byte(tx_byte),
       .rx_byte(rx_byte),
       .next_step(next_step),
       .ready(ready)
       );
   //
                              I2C
                                                          SERDES
wire [9:0] cur_state;
   wire [31:0] PC rx reg1;
   wire [31:0] PC rx reg2;
   //Sensor
TS_controller TS_controller(
       .clk(clk),
       .PC rx(PC rx),
       .PC tx(PC tx),
       .PC_slave_addr(PC_slave_addr),
       .PC_addr(PC_addr),
       .PC val(PC val),
       .next step(next step),
       .tx_byte(tx_byte),
```

```
.rx byte(rx byte),
       .cur state(cur state),
       .PC_rx_reg1(PC_rx_reg1),
       .PC_rx_reg2(PC_rx_reg2),
       .ready(ready)
   );
   //Sensor
//Instantiate the ILA module
   ila 0 ila sample12 (
       .clk(clk),
       .probe0({State, SDA, SCL, busy}),
       .probe1(PC_rx_reg1),
       .probe2(PC_rx_reg2),
       .probe3(cur state));
endmodule
TS_controller.v:
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 2024/09/22 14:34:42
// Design Name:
// Module Name: TS_controller
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module TS controller(
   input clk,
```

```
input wire [31:0] PC rx,
     input wire [31:0] PC slave addr,
     input wire [31:0] PC_addr,
     input wire [31:0] PC val,
     output reg [31:0] PC tx,
     output reg [1:0] next step,
     output reg [7:0] tx byte,
     output reg [9:0] cur_state,
     output reg [7:0] PC_rx_reg1,
     output reg [7:0] PC rx reg2,
     input wire [7:0] rx byte,
     input wire ready
     );
     reg ready_reg;
     reg [7:0] tx_byte_reg;
     reg [7:0] rx byte reg;
//
      reg [9:0] cur_state;
//
      reg [31:0] PC_rx_reg;
     reg [31:0] PC_tx_reg;
     reg tx flag;
     reg byte2_flag;
     localparam idle
                           = 9'b00000001;
     localparam start wr = 9'b000000010;
     localparam tx wr
                           = 9'b00000100;
     localparam end wr
                            = 9'b00001000;
     localparam start rt = 9'b000010000;
     localparam tx_rt
                          = 9'b000100000;
     localparam rstart rt = 9'b001000000;
     localparam rx rt
                          = 9'b010000000;
     localparam end rt
                           = 9'b100000000;
     localparam ns_start = 2'b01;
     localparam ns tx
                           = 2'b10;
     localparam ns_rx
                           = 2'b11;
     localparam ns_end
                            = 2'b00;
     initial begin
         cur_state <= idle_;
         next_step <= ns_end;</pre>
         PC rx reg1 <= 0;
         PC rx reg2 \leq 0;
         PC tx reg <= 0;
```

```
tx byte reg \leq 0;
    rx byte reg <= 0;
    tx_flag <= 1'b0;
    byte2 flag <= 1'b0;
    ready reg \leq 1'b1;
end
integer i;
always @(posedge clk) begin
    for (i=0; i<8; i=i+1) begin
         tx byte[i] <= tx byte reg[7-i];
         rx byte reg[i] <= rx byte[7-i];</pre>
    end
end
always @(posedge clk) begin
     case (cur_state)
         idle: begin
               PC_rx_reg1 <= PC_rx;
               PC rx reg2 <= PC rx reg1;
               if (PC_rx_reg2[0] == 1'b0 && PC_rx_reg1[0] == 1'b1) begin
                    cur_state <= start_wr;
               end
               if (PC_rx_reg2[1] == 1'b0 && PC_rx_reg1[1] == 1'b1) begin
                    cur_state <= start_rt;
               end
          end
         //Write single byte
         start_wr: begin
               ready_reg <= ready;</pre>
               tx byte reg <= PC slave addr[7:0];
               next step <= ns start;</pre>
               if (ready_reg == 1'b0 && ready == 1'b1) begin
                    cur_state <= tx_wr;
               end
         end
         tx_wr: begin
               case (tx_flag)
                    1'b0: begin
                         ready_reg <= ready;</pre>
                         tx byte reg <= PC addr[7:0];
                         next step <= ns tx;
                         if(ready reg == 1'b0 && ready == 1'b1) begin
```

```
tx_flag <= 1'b1;
               end
          end
          1'b1: begin
               ready reg <= ready;
               tx byte reg <= PC val[7:0];
               next step <= ns tx;
               if(ready_reg == 1'b0 && ready == 1'b1) begin
                     cur_state <= end_wr;
                     tx flag <= 1'b0;
               end
          end
     endcase
end
end_wr:begin
     tx byte reg <= \{8\{1'b0\}\};
     next step <= ns end;</pre>
     cur_state <= idle_;
end
//Read two byte
start rt: begin
     ready_reg <= ready;</pre>
     tx_byte_reg <= PC_slave_addr[7:0];</pre>
     next_step <= ns_start;</pre>
     if (ready_reg == 1'b0 && ready == 1'b1) begin
          cur state <= tx rt;
     end
end
tx_rt: begin
     ready_reg <= ready;</pre>
     tx_byte_reg <= PC_addr[7:0];</pre>
     next step <= ns tx;
     if(ready reg == 1'b0 && ready == 1'b1) begin
          cur_state <= rstart_rt;</pre>
     end
end
rstart rt: begin
     ready_reg <= ready;</pre>
     tx_byte_reg <= (PC_slave_addr[7:0] + 1);</pre>
     next_step <= ns_start;</pre>
     if (ready_reg == 1'b0 && ready == 1'b1) begin
          cur state <= rx rt;
     end
end
```

```
ready reg <= ready;
                  tx_byte_reg <= {8{byte2_flag}};</pre>
                  next_step <= ns_rx;</pre>
                  if (ready reg == 1'b0 && ready == 1'b1) begin
                      case(byte2 flag)
                           1'b0: begin
                               byte2_flag <= 1'b1;
                               for (i=0; i<8; i=i+1) begin
                                    PC_tx_reg[7-i] <= rx_byte_reg[7-i];
                               end
                           end
                           1'b1: begin
                               byte2_flag <= 1'b0;
                               for (i=0; i<8; i=i+1) begin
                                    PC_tx_reg[15-i] <= rx_byte_reg[7-i];
                               end
                               cur_state <= end_rt;
                           end
                      endcase
                  end
              end
              end_rt: begin
                  tx_byte_reg <= {8{1'b0}};
                  next_step <= ns_end;</pre>
                  cur state <= idle ;
                  PC_tx <= PC_tx_reg;
                  PC tx reg <= 0;
              end
              default: begin
                  tx_byte_reg <= {8{1'b0}};
                  next step <= ns end;</pre>
                  cur state <= idle ;
              end
          endcase
     end
endmodule
I2C.v:
`timescale 1ns / 1ps
// Company:
```

rx rt:begin

```
// Engineer:
//
// Create Date: 2024/09/22 02:36:21
// Design Name:
// Module Name: I2C
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module I2C_driver(
    output [7:0] led,
    input clk,
    output ADT7420 A0,
    output ADT7420_A1,
    output I2C_SCL_0,
    inout I2C_SDA_0,
    output reg ACK,
    output reg SCL,
    output reg SDA,
    output reg busy,
    output reg [5:0] State,
    input wire [7:0] tx_byte,
    output reg [7:0] rx_byte,
    input wire [1:0] next_step,
    output reg ready
    );
    localparam idle_ = 6'b000000;
    localparam start_ = 6'b000001;
    localparam tx = 6'b000010;
    localparam tx ack = 6'b000100;
    localparam rx = 6'b001000;
```

```
localparam rx ack = 6'b010000;
localparam end = 6'b100000;
localparam error_ = 6'b111111;
reg [2:0] bit_counter;
reg [9:0] clk counter;
reg [7:0] rx_byte_reg;
reg [7:0] tx_byte_reg;
reg error;
assign led[7] = ACK;
assign led[6] = SCL;
assign led[5] = SDA;
assign led[4:0] = {5{error}};
assign I2C SCL 0 = SCL;
assign I2C_SDA_0 = SDA;
assign ADT7420_A0 = 1'b0;
assign ADT7420_A1 = 1'b0;
initial begin
    SCL = 1'b1;
    SDA = 1'b1;
    ACK = 1'b1;
    error = 1'b0;
    ready = 1'b1;
    State = idle ;
    rx_byte = 8'b00000000;
    rx_byte_reg = 0;
    tx_byte_reg = 0;
end
always @(posedge clk) begin
    case (State)
         idle_: begin
              busy <= 1'b0;
              if (next_step == 2'b01)begin
                    busy <= 1'b1;
                    State <= start_;
                    clk_counter <= 10'd400;
                    bit counter <= 0;
              end
         end
```

```
start_: begin
     case (clk_counter)
          10'd0
                   : begin
               SCL <= 1'b0;
               SDA <= 1'bz;
               clk counter <= clk counter + 1;
          end
          10'd400 : begin
               SCL <= 1'b1;
               clk_counter <= clk_counter + 1;</pre>
          end
          10'd600: begin
               SCL <= 1'b1;
               SDA <= 1'b0;
               clk_counter <= clk_counter + 1;
          end
          10'd799: begin
               State <= tx;
               tx_byte_reg <= tx_byte;</pre>
               clk_counter <= 10'd0;
          end
          default : begin
               clk_counter <= clk_counter + 1;
          end
     endcase
end
tx: begin
     case (clk_counter)
          10'd0 : begin
               SCL <= 1'b0;
               clk counter <= clk counter + 1;
          end
          10'd200 : begin
               SDA <= tx_byte_reg[bit_counter];</pre>
               SCL <= 1'b0;
               clk counter <= clk counter + 1;
          end
          10'd400 : begin
               SCL <= 1'b1;
               clk_counter <= clk_counter + 1;
          end
          10'd799 : begin
               if (bit_counter == 3'd7) begin
```

```
rx_byte <= rx_byte_reg;</pre>
                    State <= tx ack;
                    bit_counter <= 3'd0;
                    end
               else begin
                    bit counter <= bit counter + 1;
               end
               clk_counter <= 10'd0;
          end
          default : begin
               clk counter <= clk counter + 1;
          end
     endcase
end
tx_ack : begin
     case (clk_counter)
          10'd0 : begin
               SCL <= 1'b0;
               SDA <= 1'bz;
               clk_counter <= clk_counter + 1;
          end
          10'd400 : begin
               SCL <= 1'b1;
               ACK <= SDA;
               clk_counter <= clk_counter + 1;</pre>
          end
          10'd799: begin
               tx_byte_reg <= tx_byte;</pre>
               clk_counter <= 10'd0;
               case (next_step)
                    2'b00: begin
                         State <= end_;
                    end
                    2'b01: begin
                         State <= start_;
                    end
                    2'b10: begin
                         State <= tx;
                    end
                    2'b11: begin
                         State <= rx;
                    end
               endcase
```

```
end
          default: begin
               clk_counter <= clk_counter + 1;
          end
     endcase
end
rx: begin
     case (clk_counter)
          10'd0 : begin
               SCL <= 1'b0;
               SDA <= 1'bz;
               clk_counter <= clk_counter + 1;
          end
          10'd400: begin
               SCL <= 1'b1;
               clk_counter <= clk_counter + 1;
          end
          10'd500: begin
               rx_byte_reg[bit_counter] <= SDA;
               clk_counter <= clk_counter + 1;</pre>
          end
          10'd799: begin
               if (bit_counter == 3'd7) begin
                    rx_byte <= rx_byte_reg;</pre>
                    State <= rx_ack;
                    bit_counter <= 3'd0;
               end else begin
                    bit_counter <= bit_counter + 1;
               end
               clk_counter <= 10'd0;
          end
          default : begin
               clk_counter <= clk_counter + 1;</pre>
          end
     endcase
end
rx_ack : begin
     case (clk_counter)
          10'd0 : begin
               SCL <= 1'b0;
               clk_counter <= clk_counter + 1;
          end
```

```
10'd200: begin
               SDA <= tx_byte_reg[0];
               clk_counter <= clk_counter + 1;</pre>
          end
          10'd400 : begin
               SCL <= 1'b1;
               clk_counter <= clk_counter + 1;
          end
          10'd799 : begin
               clk_counter <= 10'd0;
               tx_byte_reg <= tx_byte;</pre>
               case (next_step)
                         2'b00: begin
                              State <= end_;
                         end
                         2'b01: begin
                              State <= start_;
                         end
                         2'b10: begin
                              State <= tx;
                         end
                         2'b11: begin
                              State <= rx;
                         end
               endcase
          end
          default : begin
               clk_counter <= clk_counter + 1;
          end
     endcase
end
end_: begin
     case (clk_counter)
          10'd0: begin
               SCL <= 1'b0;
               SDA <= 1'b0;
               clk_counter <= clk_counter + 1;</pre>
          end
          10'd400: begin
               SCL <= 1'b1;
               SDA <= 1'b0;
               clk_counter <= clk_counter + 1;</pre>
          end
```

```
10'd600 : begin
                         SCL <= 1'b1;
                         SDA <= 1'b1;
                         clk_counter <= 10'd0;
                         State <= idle_;
                    end
                    default : begin
                         clk_counter <= clk_counter + 1;</pre>
                    end
               endcase
           end
      default : begin
          error <= 1'b1;
      end
   endcase
end
always @(posedge clk) begin
     case (State)
          tx : ready <= 1'b0;
          rx : ready <= 1'b0;
          default : ready <=1'b1;</pre>
      endcase
end
```

endmodule