SYNOPSYS®

DesignWare DW_ahb Tutorial

DesignWare Synthesizable Components for AMBA 2

DW_ahb

Version 2.04a

April 29, 2005

Copyright Notice and Proprietary Information

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (®)

Synopsys, AMPS, Arcadia, C Level Design, C2HDL, C2V, C2VHDL, Cadabra, Calaveras Algorithm, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM, HSPICE, Hypermodel, iN-Phase, in-Sync, Leda, MAST, Meta, Meta-Software, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PowerMill, PrimeTime, RailMill, RapidScript, Saber, SiVL, SNUG, SolvNet, Superlog, System Compiler, TetraMAX, TimeMill, TMA, VCS, Vera, and Virtual Stepper are registered trademarks of Synopsys, Inc.

Trademarks (™)

Active Parasitics, AFGen, Apollo, Apollo II, Apollo-DPII, Apollo-GA, ApolloGAII, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanTestchip, AvanWaves, BCView, Behavioral Compiler, BOA, BRT, Cedar, ChipPlanner, Circuit Analysis, Columbia, Columbia-CE, Comet 3D, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, Cyclelink, Davinci, DC Expert, DC Professional, DC Ultra, DC Ultra Plus, Design Advisor, Design Analyzer, Design Vision, DesignerHDL, DesignTime, DFM-Workbench, Direct RTL, Direct Silicon Access, Discovery, DW8051, DWPCI, Dynamic-Macromodeling, Dynamic Model Switcher, ECL Compiler, ECO Compiler, EDAnavigator, Encore, Encore PQ, Evaccess, ExpressModel, Floorplan Manager, Formal Model Checker, FoundryModel, FPGA Compiler II, FPGA *Express*, Frame Compiler, Galaxy, Gatran, HANEX, HDL Advisor, HDL Compiler, Hercules, Hercules-Explorer, Hercules-II, Hierarchical Optimization Technology, High Performance Option, HotPlace, HSIM^{plus}, HSPICE-Link, iN-Tandem, Integrator, Interactive Waveform Viewer, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, JVXtreme, Liberty, Libra-Passport, Library Compiler, Libra-Visa, Magellan, Mars, Mars-Rail, Mars-Xtalk, Medici, Metacapture, Metacircuit, Metamanager, Metamixsim, Milkyway, ModelSource, Module Compiler, MS-3200, MS-3400, Nova Product Family, Nova-ExploreRTL, Nova-Trans, Nova-VeriLint, Nova-VHDLlint, Optimum Silicon, Orion_ec, Parasitic View, Passport, Planet, Planet-PL, Planet-RTL, Polaris, Polaris-CBS, Polaris-MT, Power Compiler, PowerCODE, PowerGate, ProFPGA, ProGen, Prospector, Protocol Compiler, PSMGen, Raphael, Raphael-NES, RoadRunner, RTL Analyzer, Saturn, ScanBand, Schematic Compiler, Scirocco, Scirocco-i, Shadow Debugger, Silicon Blueprint, Silicon Early Access, SinglePass-SoC, Smart Extraction, SmartLicense, SmartModel Library, Softwire, Source-Level Design, Star, Star-DC, Star-MS, Star-MTB, Star-Power, Star-Rail, Star-RC, Star-RCXT, Star-Sim, Star-SimXT, Star-Time, Star-XP, SWIFT, Taurus, TimeSlice, TimeTracker, Timing Annotator, TopoPlace, TopoRoute, Trace-On-Demand, True-Hspice, TSUPREM-4, TymeWare, VCS Express, VCSi, Venus, Verification Portal, VFormal, VHDL Compiler, VHDL System Simulator, VirSim, and VMC are trademarks of Synopsys, Inc.

Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license.
ARM and AMBA are registered trademarks of ARM Limited.
All other product or company names may be trademarks of their respective owners.

Contents

Preface

About This Manual

This tutorial provides information about the DesignWare Advanced High-performance Bus (DW_ahb). The information in this document includes an introduction, a tutorial using the DW_ahb component and coreConsultant, and a glossary.

Related Documents

To see a complete listing of documentation within the DesignWare Synthesizable Components for AMBA 2, refer to the *Guide to DesignWare AMBA IP Component Documentation*.

Manual Overview

This manual contains the following chapters and appendixes:

Chapter 1 "Overview of the DW_ahb"	Provides a DesignWare Synthesizable Components for AMBA 2 overview, a tutorial block diagram, and information on setting up your environment.
Chapter 2 "Configuring a Synthesizable Component"	Gives a step-by-step tutorial to walk through the process of using the DW_ahb. This tutorial includes configuration, simulation, and basic synthesis flows.
Appendix A "Glossary"	Provides a glossary of general DesignWare AMBA terms.

Typographical and Symbol Conventions

The following conventions are used throughout this document:

Table 1: Documentation Conventions

Convention	Description and Example
%	Represents the UNIX prompt.
Bold	User input (text entered by the user). `% cd $LMC_HOME/hdl`
Monospace	System-generated text (prompts, messages, files, reports). `No Mismatches: 66 Vectors processed: 66 Possible"`

Table 1: Documentation Conventions (Continued)

Convention	Description and Example
Italic or *Italic*	Variables for which you supply a specific value. As a command line example: `% setenv LMC_HOME prod_dir` In body text: In the previous example, *prod_dir* is the directory where your product must be installed.
| (Vertical rule)	Choice among alternatives, as in the following syntax example: `-effort_level low | medium | high`
[ ] (Square brackets)	Enclose optional parameters: `pin1 [pin2 ... pinN]` In this example, you must enter at least one pin name (*pin1*), but others are optional ([*pin2* … *pinN*]).
TopMenu > SubMenu	Pulldown menu paths, such as: **File > Save As …**

Getting Help

If you have a question about using Synopsys products, please consult product documentation that is installed on your network or located at the root level of your Synopsys product CD-ROM (if available). You can also access documentation for DesignWare products on the Web:

- Product documentation for many DesignWare products:

  http://www.synopsys.com/designware/docs

- Datasheets for individual DesignWare IP components, located using “Search for IP”:

  http://www.synopsys.com/designware

You can also contact the Synopsys Support Center in the following ways:

- Open a call to your local support center using this page:

  http://www.synopsys.com/support/support.html

- Send an e-mail message to support_center@synopsys.com.
- Telephone your local support center:
  - United States:
    Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific Time, Mon—Fri.
  - Canada:
    Call 1-650-584-4200 from 7 AM to 5:30 PM Pacific Time, Mon—Fri.
  - All other countries:
    Find other local support center telephone numbers at the following URL:

    http://www.synopsys.com/support/support_ctr

Additional Information

For additional Synopsys documentation, refer to the following page:

http://www.synopsys.com/designware/docs

For up-to-date information about the latest Synthesizable IP and verification models, visit the DesignWare home page:

http://www.synopsys.com/designware

Comments?

To report errors or make suggestions, please send e-mail to:

support_center@synopsys.com.

To report an error that occurs on a specific page, select the entire page (including headers and footers), and copy to the buffer. Then paste the buffer to the body of your e-mail message. This will provide us with information to identify the source of the problem.

1 Overview of the DW_ahb

Overview of the ARM AMBA Bus

The AMBA Advanced High-performance Bus (AHB) has the following characteristics:

- High performance
- Pipelined operation
- Burst transfers
- Multiple bus masters
- Split transactions

The AMBA Advanced Peripheral Bus (APB) has the following characteristics:

- Low power
- Registered address and control
- Simple interface
- Suitable for many peripheralsDesignWare DW_ahb Tutorial

Overview of DW_ahb

The Synopsys DW_ahb environment is a parameterizable bus system containing AMBA version 2.0-compliant AHB and APB components. This chapter contains an overview of the features of the DW_ahb, the AHB bus, the APB Bus (includes the APB Bridge) , AHB multi-layer interconnect IP, APB peripheral components, verification Master/Slave models, and bus monitors.

The DW_ahb provides synthesizable components and verification models in a technology-independent bus system that you can configure with an easy-to-use tool interface. The AHB Bus component provides high-bandwidth connections between the elements involved in most transfers. The APB Bus includes a bridge for connecting system peripheral components.

Figure 1 illustrates the DW_ahb synthesizable components and verification models.



Figure 1: Block Diagram of DW_ahb

A variety of common peripheral bus components are provided with DesignWare Synthesizable Components for AMBA 2 to handle common bus tasks, such as interrupt control, general-purpose I/O, serial interfaces, timer functions, and reset/watch dog functions. These components are easily configurable.

Verification models such as ahb_master_vmt and apb_slave_vmt can be used in place of and mimic application-specific logic such as a CPU or custom peripheral device. Verification monitors log simulation activity, bus transactions, and can check for compliant bus activity.

The DW_ahb provides synthesizable components and verification models in a technology-independent bus system that you can configure with an easy-to-use tool interface. This chapter provides a brief overview of what is included in a DW_ahb release. The topics include the following:

- "Synthesizable Components"
- "Building Block (DWF) Library" on page 9
- "Verification Models" on page 9

Synthesizable Components

The DW_ahb Family supports configuration, synthesis and verification for the following synthesizable components:

DW_ahb	AHB bus decoder, arbiter, default slave, and muxes
DW_ahb_dmac	AHB master/slave: AHB Direct Memory Access controller
DW_ahb_h2h	AHB master/slave: AHB to AHB bridge
DW_ahb_eh2h	AHB master/slave: AHB to AHB bridge
DW_ahb_icm	AHB Multi-layer Interconnection Matrix
DW_ahb_ictl	AHB slave: interrupt controller
DW_apb	APB bridge and interconnect for APB peripherals to AHB bus
DW_apb_gpio	APB slave: General Purpose I/O interface
DW_apb_i2c	APB slave: I2C bus (two-wire serial interface)
DW_apb_ictl	APB slave: interrupt controller
DW_apb_rap	APB slave: remap and pause control, ID register, and a reset status register
DW_apb_rtc	APB slave: Real Time Clock
DW_apb_ssi	APB slave: Synchronous Serial Interface
DW_apb_timers	APB slave: 8 programmable timers
DW_apb_uart	APB slave: Universal Asynchronous Receiver/Transmitter
DW_apb_wdt	APB slave: Watch Dog Timer

Building Block (DWF) Library

Many of the synthesizable components that are included in the DW_ahb release contain smaller synthesizable building blocks. These blocks are delivered in a DWF Building Block library and are needed when you synthesize the DW_ahb synthesizable components. See the “Installation and Setup” chapter in the *DesignWare DW_ahb Release Notes* for information on installing the DWF Building Block library.

Verification Models

The DW_ahb Family of components also includes verification models for both the AHB and APB bus environments.

2 Configuring a Synthesizable Component

Tutorial Overview

This tutorial is designed to help you learn about the DW_ahb environment. You will learn to use the configuration tool coreConsultant to configure, synthesize, and simulate any DW AMBA synthesizable component, using the DW_ahb as an example. The following topics are contained in this tutorial:

Design Content

This tutorial uses the following synthesizable component:

- DW_ahb – AMBA-compliant configurable AHB bus with arbitration.

Tutorial Block Diagram

Figure 2 shows the DW_ahb component used in the DesignWare AMBA Synthesizable IP Tutorial.



Figure 2: DesignWare AMBA Synthesizable IP Tutorial Diagram

In this tutorial, the DW_ahb is configured for use in a simple subsystem, which has one master and four slave components as follows:

- Master Component:
  - AHB Master BFM. This is the verification model and represents an external master, such as a CPU. This connects to DW_ahb master port 1.
- Slave Components:
  - APB bridge—DW_apb—connects to Slave port 1.
  - Memory Controller—DW_memctl—has two AHB slave ports: one for registers and one for external memory. It connects to two DW_ahb slave ports 2 and 3.
  - AHB Slave BFM—Verification model—connects to port 4 (an example of an external slave).
  - Interrupt controller on AHB —DW_ahb_ictl—connects to slave port 5.

In addition to the master and slave ports used in the previous description, the DW_ahb also has an internal master, the dummy master, and an internal slave, the arbiter. These take up master port 0 and slave port 0, respectively.

Configuration Information

In this tutorial, you configure the DW_ahb component as it is configured in the QuickStart_SingleLayer example subsystem.

Tutorial Conventions

Each of the procedures included in this tutorial has the following parts:

- A description of what is going to happen, or what will be accomplished, in the procedure. This allows you to determine if you need to complete the procedure as some of the procedures are optional.
- The steps necessary to complete the procedure. These are numbered steps with detailed actions, file names, commands, or instructions. Some steps within a procedure may be optional or environment specific, so read the procedure fully before completing any steps.
- Some kind of verification that you have completed the procedure correctly, and possibly some helpful hints about commonly encountered problems. This includes completed dialog boxes, waveforms, transcripts, and error or warning messages.

It is useful to check-off completed steps, and put an X next to steps not followed. Also, fill in any information that is asked for in a step, as it will be useful for future review and may be needed in subsequent procedures.

Configuring the Component

Setting Up Your Tutorial Environment

This tutorial uses the same environment as all synthesizable components in the DW_ahb family. For a discussion of the necessary environment variables, refer to “Setting up Your Environment” section in the *DesignWare AMBA Installation Guide*.

Note

These variables and settings may already be set in your .cshrc or equivalent file. If you have questions, see your site administrator.

General coreConsultant Terminology

Activity	An item in the activity list such as “Specify Configuration.”
Previous/Next	Move to another configuration window for the same component.
Apply	The coreConsultant tool checks the configuration entries and saves them into the workspace. This is the last step of each major activity.

Invoking coreConsultant

In this procedure, you will use coreConsultant to set up a workspace that will eventually contain configuration files, RTL design, netlists, and test results. You also use coreConsultant to check paths to the tools (Design Compiler, VCS simulator, and so on) needed to complete the DW_ahb creation process.

1. **Navigate to the directory where you want to create your workspace (usually a project work area or a project area within your home account).**

2. **Invoke coreConsultant.**

```
% coreConsultant
```

The coreConsultant console appears showing "NO WORKSPACE OPEN."



The "Help" tab for the right window is active, showing a "Getting Started" help option. This window helps you choose a component to open in your workspace.

Creating a New Configuration (workspace)

In this procedure, you will create a new workspace in your working directory that is where your copy of the DW_ahb component and custom configuration will be built. The Getting Started window lists all the components and versions from which to select.

1. **Position your pointer on the "DW_ahb" link beneath "Configuring and Using and IP Block" in the Help window.**



Notice that in the bottom of the window, the command to create a workspace is shown, and will be executed when you click on this link:

```
cgi://AMBA::create_amba_workspace /path/to/your/DW_ahb DW_ahb
```

2. **Click on the "DW_ahb" link text.**

The "Create a coreConsultant Configuration (Workspace)" dialog box appears.



Workspace Name: dw_ahb_tutorial.

Workspace Root Directory: (a writable directory to contain the workspace)

The folder button can be used to browse your directory structure.

3. **When the fields are completed, click OK.**

Using the Activity List

The DW_ahb component workspace is created in the “Workspace Root Directory” path, and the Activity List appears with the “Set Design Prefix” activity checked (complete) and the “Specify Configuration” activity selected.



Figure 3: Consultant Activity List - Setup for DW_ahb

Notice also that the first Configuration view “Top Level Parameters” appears in the right window. Each component type (for example DW_apb_gpio) has a unique set of configuration parameter views and parameters pre-defined for that component. The next section takes you through the configuration process.

The following lists some of the features of the Activity List:

- **Checkbox** – Shows whether this activity has been completed.
- **Auto-complete** – By clicking on a future activity or checking a checkbox, the tool will attempt to auto-complete all uncompleted steps to that point, using defaults.
- **What’s This?** – Right-clicking on an Activity List item gives you the “What’s This” help selection box. Click on “What’s This” to view the help information.

Now lets begin the Specify Configuration activity.

Setting Top-level Parameters

Table 2 shows the parameters you will specify for the "Top Level Parameters."

Table 2: Top Level Parameters

Item	Value
AMBA Lite?	Unchecked
Number of AHB Master Ports	1
AHB System Address Width	32
AHB Data Bus Width	32
External endian control?	Unchecked
System Endianness (big or little endian)	Little-Endian
External Decoder?	Unchecked
Support AMBA Memory Remap Feature?	Checked
Support Arbiter Pause Mode?	Checked
Support Delayed Pause Action?	Checked
Include Arbiter Interface?	Checked
Include Weighted Token Arbitration?	(ignored)
Include Weighted Token Outputs?	(ignored)
Support full incrementing bursts?	Unchecked
Total number of slave select lines in the system	5
Number of AHB slave ports in Normal Mode	5
Number of AHB slave ports in Boot Mode	5

1. **If not already highlighted, click on “Top Level Parameters” and use the values in Table 2 to complete the dialog box, then click the “Next” button**

   The following shows where to enter these values in “Top Level Parameters.”.



Setting Slave Arbiter Configuration – DW_ahb

The arbiter slave interface is an optional AHB slave over which the internal registers of DW_ahb may be read from and written to by any master in the system. Table 3 shows the parameters that you can set for the Slave Arbiter Configuration.

Table 3: Slave Arbiter Configuration

Item	Value
AHB Arbiter Start Address (Normal Mode)	0x1fbe0000
AHB Arbiter End Address (Normal Mode)	0x1fbeffff
AHB Arbiter Start Address (Boot Mode)	0x1fbe0000
AHB Arbiter End Address (Boot Mode)	0x1fbeffff
Use hard-coded arbiter priorities?	Checked
Default master number	0
Use hard-coded default master	Checked
Include early burst termination support	Checked
Generate slave select on the interface	(ignored)

1. **If not highlighted, click on "Slave Arbiter Configuration" and use the values in Table 3 to complete the dialog box, then click the "Next" button.**



Figure 4: DW_ahb Configuration – Slave Arbiter

Making Arbiter Priority Assignments – DW_ahb

Because there is only one master specified, no arbitration is required, and coreConsultant skips this activity.

Setting Slave Configurations – DW_ahb

The setup of the slaves is split into two forms. The Slave Memory Region form determines memory regions and data/response paths. The Address Map form sets the addresses for all slaves. Table 4 shows the Slave Memory Region parameters.

Table 4: Slave Memory Region Description

Slave #	Item	Value
Slave 1 (DW_apb)	Slave Visibility Mode	Normal & Boot
	Number of memory regions in normal mode	1 Region
	Number of memory regions in boot mode	1 Region
	Alias this slave to another system slave?	Unchecked
	Number of slave which return data and responsed	(ingored)
	Split capable?	Unchecked
Slave 2 (external memory port of DW_memctl)	Slave Visibility Mode	Normal & Boot
	Support multiple memory regions in normal mode?	Unchecked
	Support multiple memory regions in boot mode?	Unchecked
	Alias this slave to another system slave?	Unchecked
	Number of slave which return data and responsed	(ingored)
	Split capable?	Unchecked
Slave 3 (register port of DW_memctl)	Slave Visibility Mode	Normal & Boot
	Support multiple memory regions in normal mode?	Checked
	Support multiple memory regions in boot mode?	Unchecked
	Alias this slave to another system slave?	Checked
	Number of slave which returns data and response	2
	Split capable?	(ignored)
Slave 4 (BFM)	Slave Visibility Mode	Normal & Boot
	Support multiple memory regions in normal mode?	Unchecked
	Support multiple memory regions in boot mode?	Unchecked
	Alias this slave to another system slave?	Unchecked
	Number of slave which returns data and response	(ignored)
	Split capable?	Unchecked

Table 4: Slave Memory Region Description (Continued)

Slave #	Item	Value
Slave 5 (DW_ahb_ictl)	Slave Visibility Mode	Normal & Boot
	Support multiple memory regions in normal mode?	Unchecked
	Support multiple memory regions in normal mode?	Unchecked
	Alias this slave to another system slave?	Unchecked
	Number of slave which returns data and response	(ignored)
	Split capable?	Unchecked

1. **If unhighlighted, click on "Slave Memory Region Definition" and use the values in Table 4 to complete the dialog box, then click the "Next" button.**



Figure 5: Slave Memory Region Definition

Setting the Memory Address Map – DW_ahb

Use this form to specify the address space configuration of all Slaves. Table 5 shows the parameters that you set for this item.

Table 5: Normal Mode Slave Address Map

Slave	R1 Start Address	R1 End Address	R2 Start Address	R2 End Address
Slave 1	0x30000000	0x3900ffff	N/A	N/A
Slave 2	0x40000000	0xbfffffff	N/A	N/A
Slave 3	0x3a000000	0x3a003fff	0xffff0000	0xffff1fff
Slave 4	0x00000000	0x1fbdffff	N/A	N/A
Slave 5	0xc0000000	0xc0003fff	N/A	N/A

1. **If unhighlighted, click on “Address Map” and use the values in Table 5 to complete the dialog box, then click the “Next” button.**



Figure 6: Address Map Dialog Box

Boot Mode Address Map – DW_ahb

The Boot Mode Address Map appears, showing regions that are available to enter boot mode addresses.

Table 6: Boot Mode Slave Address Map

Slave	R1 Start Address	R1 End Address	R2 Start Address	R2 End Address
Slave 1	0x30000000	0x3900ffff	N/A	N/A
Slave 2	0x40000000	0xbfffffff	N/A	N/A
Slave 3	0x3a000000	0x3a0003ff	N/A	N/A
Slave 4	0x00000000	0x1fbdffff	N/A	N/A
Slave 5	0xc0000000	0xc0003fff	N/A	N/A

1. **Using the values in Table 6, complete the Boot Mode Address Map dialog box.**



2. **When completed, click the "Next" button.**

   Notice that you receive a message that there are "No remaining page with enabled controls." The "Weighted Token Control Signals" is not needed, since you did not check the weighted token box.

3. **OK the message dialog box.**

Checking and Writing the Configuration – DW_ahb

1. **When you have completed all of the needed configuration activities, click the "Apply" button at the bottom of the dialog box.**

   coreConsultant checks the configuration settings and writes a number of configuration files for this DW_ahb component. While processing, coreConsultant shows its progress in the bottom Status window.

   The "Specify Configuration" activity completes, and the parameter report displays in the right window pane.



   The basic configuration information is at the top of the report, and specific master and slave information is below the Basic section.

   Notice that the "Report" tab below this window is highlighted. You can access this report by clicking on this tab.

2. **Click on the "All source files" link to view the source files that have been created. Files that are not linked are encrypted.**

3. **Click on the "DW_amba_constants.v" file at the bottom of the table to view these global AMBA constants.**

   You can use these constants in your testbench stimulus.

4. **Click the back arrow twice to return to the first report page; then click on the "All Parameters" link**

   The parameters report page appears with current parameter information.

5. **Scroll down within this window to view the Slave Arbiter Configuration.**



   Each parameter text and value is accompanied by a full description of the parameter and an explanation of dependencies.

6. **View the Activity list again.**

   Notice that the "Specify Configuration" activity item is now checked (completed).

   - The synthesis activity uses the encrypted RTL that has been written.
   - Verilog and C header files, which contain constants and register map definitions used by testbench developers are also written. See *workspace*/c_headers and *workspace*/verilog_headers for these unencrypted files.

Verification Activity

There are two types of verification you can perform:

- **Formal Verification** – you can run formal verification (Formality) from coreConsultant to compare the RTL generated with your post-synthesis netlist generated during the Synthesis activity phase
- **Setup and Run Simulation** – simulates configured RTL (encrypted) or the configured GTECH model in the verification environment supplied with the component.
  - If you are using the Synopsys VCS simulator, you can set up and run your simulation directly on the encrypted RTL. The Synopsys VCS simulator can read encrypted RTL code directly without requiring a GTECH model.
  - If you are using another simulator, you must first generate a GTECH netlist of the RTL and use this netlist in your simulation.

Generate GTECH Model

GTECH is a technology independent mapped netlist that is used for simulation with non-Synopsys simulators, which cannot read encrypted RTL. If you have VCS, you can skip this section.

The GTECH netlist is created by the “Generate GTECH Model” activity.

Verification tests are included with the DW_ahb to test the features you have configured.

1. **Right-click on the “Generate GTECH Model” text and then click on the “What’s This?” box to obtain help information about this activity.**

   The help information appears in a overlay window, as shown.



Figure 7: Generate GTECH Model Help Window

2. **Click on the help information box to dismiss it.**
3. **Click on the “Generate GTECH Model” text in the Activity List**

   The generate GTECH model dialog box appears.

4. **View the generate GTECH model dialog box.**



Here you can specify your “Run Style” (default: local) and whether to send email when the generation process has completed. From the previous help window, you learned that VCS does not need a GTECH netlist, and can simulate encrypted RTL directly.

5. **Verify that the Run Style is “local,” enter your e-mail address, and “Apply” the dialog box.**

The default is to send you email when the generate process has completed. The Job Status report appears. This is a dynamic report, so use the Refresh button to frequently refresh the report.

When finished, a Verilog and a VHDL version of the GTECH model are created. These objects can be found at <workspace>/gtech/qmap/db.



Verify Component (Setup and Run Simulations)

This activity is where you choose and run the simulator you will use to perform DW_ahb tests. It also allows you to configure the testbench and select the tests to run.

1. **Click on the "Setup and Run Simulations" activity beneath the Verify Component category.**

   A view appears, showing the detail for the "Simulator" item.



Figure 8: Simulate Activity – Simulation Setup

The figure shows the Selected Simulator as VCS.

2. **If you are using a different simulator, choose it from the pull-down list, and enter any unique VERA or compiler requirements. Otherwise, you should be able to use all the defaults.**

   You can choose to generate a wave file of the simulation run which will dump the output waveforms from the simulation.

   Under your *workspace*/sim directory, a separate directory is created for each test in the testbench setup which is discussed in Step 5 to follow. A description of each of the tests can be found in the *DesignWare DW_ahb Databook*.

3. Click on the “View” text or the “Next” button to go to the “View” screen.

The “View” dialog box options are shown.



The figure shows that the RTL design is selected for a VCS simulation. A non-Synopsys simulator may not simulate encrypted RTL directly and thus have a GTECH view shown.

Note

To select “GTECH” and run a simulation, you must have previously performed the “Create GTECH Model” activity.

4. Click on Execution Options” text (or click the “Next” button).

The “Execution Options” dialog box appears. It allows you to customize the way the simulation runs (local or remote) and to send you email when finished.

Use the defaults for this tutorial. Depending on the speed of your machine, and which tests you run, the simulation time could take up to an hour. Enter your email address to be notified when the simulation run finishes.



5. **Click on the “Testbench” text (or click the “Next” button).**

   The detail for Testbench setup appears.



   This dialog box allows you to change some of the operating conditions of the testbench, such as clock period. This is also where you choose which tests are to be run on the DW_ahb.

6. **Make sure the “Let the testbench decide default Clock Period” option is checked.**

7. **Uncheck all but the ‘Run test “test_2_decoder”’ test to reduce the length of the simulation run, and “Apply” the dialog box.**

The simulation is launched and the “test_2_decoder” test runs. When the test is launched, the dialog box view changes to the “Report” view.



The Job Status gives you information about the progress of the simulation. While the simulation is running, the “Refresh” button allows you to update the status. The “Job Status” indicates “Done” when the simulation run has finished.

Attention

The coreConsultant tool will display “Simulation Activity Completed” in the transcript window, but that does not mean the simulation is finished, just that it’s been launched.

The results are displayed below the Job Status. The results are also written to a sim/runtest.log file. There is also a log file for each test under each test directory (have a look). Note the summary of all tests appears first in the window, followed by details of the test run, and results of each test.

Synthesis Activities – DW_ahb

The Synthesis activities are beneath “Create Gate-level Netlist” in the Activity List. This is where you specify the rules and guidelines that the Design Compiler (DC) tool uses to synthesize the design.



Figure 9: Consultant Activity List – Synthesis

1. **Click on the “Specify Target Technology” item.**

   The coreConsultant tool will invoke and check the Design Compiler paths and variables to initialize them. This may take about a minute.

   When the checks have completed, the Setup Technology dialog box appears.

Specifying the Target Technology

The Setup Technology dialog box appears with paths to your synthesis libraries. Here is where you can add or change libraries according to your target technology.



1. **To add your Technology Library, click on the new entry icon for the "cc_shell search_path variable" field to add a new entry.**

Note

You must include the path to your DWF Foundation or DWF FPGA library in the search_path, since this library is needed for synthesis.

2. **Click the "Apply" button to accept all of the paths on this dialog box.**

   You are then presented with the "Technology Report" page (Report tab highlighted) giving you information about the process of loading the libraries:



Specifying Clocks

1. **Click on the Specify Clock(s) activity.**



For Synthesis Intent, Synopsys has already assigned defaults in the component knowledge base to each core's:

- Top-level and its ports
- Subblocks (and for those subblocks designated for individual compilation, the subblock ports)
- Clocks

In general, the default synthesis strategy for a component has been chosen carefuly and reflects the IP developers knowledge of that component. You should only need to add information specific to your environment, for example, your clock and I/O constraint information. Unique synthesis concerns for a synthesizable component are described in the databook for that component. For general synthesis strategies, refer to the Design Compiler documentation.

This view is where you specify your clocks; these are the clocks on the AHB bus (hclk) and so on. Although we are using defaults in this tutorial, you would normally enter your clock values here.

2. **Click on the "Synthesize" activity to complete all of the synthesis steps up to the "Synthesize" activity.**

The “Save activity” dialog box for the “Specify Clock(s)” activity appears.

3. **Click “Yes” to finish this activity using the defaults.**

The “Enable Activity?” dialog box appears to allow you to finish the other remaining activities between “Specify Clock(s)” and “Synthesis.”



4. **Click “Yes” to auto-complete these listed activities.**

Depending on the Technology used, you may get an error message telling you that you need to provide a value for “OperatingConditionsWorst.”

5. **For example, choose “WCCOM” from the “OperatingConditionsWorst” field as shown below. and then click on the “Synthesize” activity again.**



6. **Click “Yes” for the remaining “Save activity” dialog boxes.**

Synthesizing – DW_ahb

All of the activities prior to “Synthesize” should have auto-completed and the right window should show the Synthesize dialog box with the Strategy tab revealed. The default strategy is DCTCL_opto_strategy, as shown.



1. **Change the Strategy field to “DCTCL_quick_map_strategy”.**

   This strategy performs a quick, low-effort compile to generate a gate-level netlist of the component for analysis purposes only. Use DCTCL_quick_map_strategy to perform a quick feasibility check on a design that you will later synthesize using one of the other synthesis strategies. Do not use DCTCL_quick_map_strategy simply to reduce compile time, as it is not rigorous enough for production.

2. **Read the Description field and then click on the “Options” button to the right of the Strategy field (not the Options tab).**

   The Strategy Parameters for the DC_quick_map_strategy appear.

3. **Fill out the dialog box as shown below and OK it. Then click Apply.**



The following synthesis strategy occurs:

- coreConsultant builds only GTECH logic (but does not map to “lsi_10k” logic).
- coreConsultant uses only simple gates from the GTECH library.
- coreConsultant uses Presto.
- coreConsultant writes the final netlist for a Verilog simulator.

Performing the Synthesis Run

1. **Click on “Options” tab in the activity list.**

   The “Options” view in the dialog box appears.



2. **Make sure that “Generate Scripts Only?” is *not* checked to actually launch the synthesis run; otherwise the scripts will not be executed.**

   If you want e-mail sent when DC completes the generation, check the “Send e-mail” box and enter your email address.

3. **Click on the “Licenses” tab to reveal the licensing detail.**

   The Licenses boxes are checked if you have this licence feature available.

The “DesignWare-Foundation” license feature must be checked in order for synthesis to use this license; it is needed to obtain sub-components from the DesignWare library (adders, muxes, for example) and for coreConsultant.

4. **Click “Apply” to use all the parameters for the Synthesize activity.**

   The coreConsultant tool builds the synthesis scripts, and launches a synthesis run. The “Results” are displayed including the details for this activity.



Note

It will says “Synthesis Activity Completed” in the transcript window, but that doesn't mean the synthesis run finished, just that it’s been launched.

5. **Click on the Refresh Button frequently to update this report window and to determine when the run has completed.**

   When the synthesis run completes, you can find the scripts and files in the “syn” directory for the DW_ahb component in your workspace.

Saving Your Configured Design

You have now completed all of the necessary steps on the DW_ahb component that initially prepares it for inclusion into your design. Before you close your work session, you should save it, if not already saved.

1. **From the coreConsultant File menu, choose "Save Workspace."**



Note

This item is not available (grayed out) because at the end of "Applying" an activity, the workspace is automatically saved for you.
If you change parameters but don't apply them (by clicking the "Apply" button or "auto-complete" to a next step), this menu item will be available for you to save your workspace.

2. **Close the workspace using the File > Close Workspace menu item.**

   This allows you to close the current workspace and exit or open another workspace.

Design Views

During this tutorial, the coreConsultant process you used created many design objects, as described in "Design/HDL Files" in the *DesignWare DW_ahb Databook*.

This completes the DesignWare DW_ahb Tutorial. You can continue learning about coreConsultant or choose the **File > Exit** menu item to exit.

Tutorial Summary

You have completed the tutorial procedures, and have performed the activities necessary to create, synthesize and verify an DW_ahb design. These activities include:

- Setting up your DW_ahb environment
- Opening the DW_ahb component in a new workspace in coreConsultant
- Using coreConsultant to configure the DW_ahb component
- Setting up technology information for synthesis and verification
- Creating a GTECH model of the DW_ahb for non-Synopsys simulators
- Verifying the DW_ahb configured component prior using it in your testbench
- Applying default parameters for synthesis and synthesizing the DW_ahb
- Viewing reports on configuration, verification and synthesis activities
- Writing out all the views needed to integrate the part in your design

The information in this tutorial should help you configure, synthesize and verify a single component to be used in your design.

What's Next?

Once you have configured, tested, and synthesized the design's core with the coreConsultant flow, you can integrate generated output files that are described in this chapter into your design environment. For information on the design views and files that you integrate, refer to "Integrating DW AMBA Components" in the DW_ahb Databook.

A
Glossary

active command queue	Command queue from which a model is currently taking commands; see also command queue.
activity	A set of functions in coreConsultant that step you through configuration, verification, and synthesis of a selected core.
AHB	Advanced High-performance Bus — high-performance system backbone bus. AHB supports the efficient connection of processors, on-chip memories and off-chip external memory interfaces (ARM Limited specification).
AMBA	Advanced Microcontroller Bus Architecture — a trademarked name by ARM Limited that defines an on-chip communication standard for high speed microcontrollers.
APB	Advanced Peripheral Bus — optimized for minimal power consumption and reduced interface complexity to support peripheral functions (ARM Limited specification).
APB bridge	DW_apb submodule that converts protocol between the AHB bus and APB bus.
application design	Overall chip-level design into which a subsystem or subsystems are integrated.
arbiter	AMBA bus submodule that arbitrates bus activity between masters and slaves.
BFM	Bus-Functional Model — A simulation model used for early hardware debug. A BFM simulates the bus cycles of a device and models device pins, as well as certain on-chip functions. See also Full-Functional Model.
big-endian	Data format in which most significant byte comes first; normal order of bytes in a word.
blocked command stream	A command stream that is blocked due to a blocking command issued to that stream; see also command stream, blocking command, and non-blocking command.

blocking command	A command that prevents a testbench from advancing to next testbench statement until this command executes in model. Blocking commands typically return data to the testbench from the model.
bus bridge	Logic that handles the interface and transactions between two bus standards, such as AHB and APB. See APB bridge.
command channel	Manages command streams. Models with multiple command channels execute command streams independently of each other to provide full-duplex mode function.
command stream	The communication channel between the testbench and the model.
component	A generic term that can refer to any synthesizable IP or verification IP in the DesignWare Library. In the context of synthesizable IP, this is a configurable block that can be instantiated as a single entity (VHDL) or module (Verilog) in a design.
configuration	The act of specifying parameters for a core prior to synthesis; can also be used in the context of VIP.
configuration intent	Range of values allowed for each parameter associated with a reusable core.
core	Any configurable block of synthesizable IP that can be instantiated as a single entity (VHDL) or module (Verilog) in a design. Core is the preferred term for a big piece of IIP. Anything that requires coreConsultant for configuration, as well as anything in the DesignWare Cores library, is a core.
core developer	Person or company who creates or packages a reusable core. All the cores in the DesignWare Library are developed by Synopsys.
core integrator	Person who uses coreConsultant or coreAssembler to incorporate reusable cores into a system-level design.
coreAssembler	Synopsys product that enables automatic connection of a group of cores into a subsystem. Generates RTL and gate-level views of the entire subsystem.
coreConsultant	A Synopsys product that lets you configure a core and generate the design views and synthesis views you need to integrate the core into your design. Can also synthesize the core and run the unit-level testbench supplied with the core.
coreKit	An unconfigured core and associated files, including the core itself, a specified synthesis methodology, interfaces definitions, and optional items such as verification environment files and core-specific documentation.
cycle command	A command that executes and causes HDL simulation time to advance.
decoder	Software or hardware subsystem that translates from and “encoded” format back to standard format.
design context	Aspects of a component or subsystem target environment that affect the synthesis of the component or subsystem.
design creation	The process of capturing a design as parameterized RTL.
Design View	A simulation model for a core generated by coreConsultant.

DesignWare AMBA Synthesizable Components	The Synopsys name for the collection of AMBA-compliant coreKits and verification models delivered with DesignWare and used with coreConsultant or coreAssembler to quickly build DesignWare AMBA Synthesizable Component designs.
DesignWare cores	A specific collection of synthesizable cores that are licensed individually. For more information, refer to www.synopsys.com/designware.
DesignWare Library	A collection of synthesizable IP and verification IP components that is authorized by a single DesignWare license. Products include SmartModels, VMT model suites, DesignWare Memory Models, Building Block IP, and the DesignWare AMBA Synthesizable Components.
dual role device	Device having the capabilities of function and host (limited).
endian	Ordering of bytes in a multi-byte word; see also little-endian and big-endian.
Full-Functional Mode	A simulation model that describes the complete range of device behavior, including code execution. See also BFM.
GPIO	General Purpose Input Output.
GTECH	A generic technology view used for RTL simulation of encrypted source code by non-Synopsys simulators.
hard IP	Non-synthesizable implementation IP.
HDL	Hardware Description Language – examples include Verilog and VHDL.
IIP	Implementation Intellectual Property — A generic term for synthesizable HDL and non-synthesizable “hard” IP in all of its forms (coreKit, component, core, MacroCell, and so on).
implementation view	The RTL for a core. You can simulate, synthesize, and implement this view of a core in a real chip.
instantiate	The act of placing a core or model into a design.
interface	Set of ports and parameters that defines a connection point to a component.
IP	Intellectual property — A term that encompasses simulation models and synthesizable blocks of HDL code.
little-endian	Data format in which the least-significant byte comes first.
MacroCell	Bigger IP blocks (6811, 8051, memory controller) available in the DesignWare Library and delivered with coreConsultant.
master	Device or model that initiates and controls another device or peripheral.
model	A Verification IP component or a Design View of a core.
monitor	A device or model that gathers performance statistics of a system.
non-blocking command	A testbench command that advances to the next testbench statement without waiting for the command to complete.

peripheral	Generally refers to a small core that has a bus connection, specifically an APB interface.
RTL	Register Transfer Level. A higher level of abstraction that implies a certain gate-level structure. Synthesis of RTL code yields a gate-level design.
SDRAM	Synchronous Dynamic Random Access Memory; high-speed DRAM adds a separate clock signal to control signals.
SDRAM controller	A memory controller with specific connections for SDRAMs.
slave	Device or model that is controlled by and responds to a master.
SoC	System on a chip.
soft IP	Any implementation IP that is configurable. Generally referred to as synthesizable IP.
static controller	Memory controller with specific connections for Static memories such as asynchronous SRAMs, Flash memory, and ROMs.
subsystem	In relation to coreAssembler, highest level of RTL that is automatically generated.
synthesis intent	Attributes that a core developer applies to a top-level design, ports, and core.
synthesizable IP	A type of Implementation IP that can be mapped to a target technology through synthesis. Sometimes referred to as Soft IP.
technology-independent	Design that allows the technology (that is, the library that implements the gate and via widths for gates) to be specified later during synthesis.
Testsuite Regression Environment (TRE)	A collection of files for stand-alone verification of the configured component. The files, tests, and functionality vary from component to component.
VIP	Verification Intellectual Property — A generic term for a simulation model in any form, including a Design View.
workspace	A network location that contains a personal copy of a component or subsystem. After you configure the component or subsystem (using coreConsultant or coreAssembler), the workspace contains the configured component/subsystem and generated views needed for integration of the component/subsystem at the top level.
wrap, wrapper	Code, usually VHDL or Verilog, that surrounds a design or model, allowing easier interfacing. Usually requires an extra, sometimes automated, step to create the wrapper.
zero-cycle command	A command that executes without HDL simulation time advancing.