Chapter 3 Clock & Reset Unit (CRU)

3.1 Overview

The CRU is an APB slave module that is designed for generating all of the system clocks, resets of chip. CRU generates system clock from PLL output clock or external clock source, and generates system reset from external power-on-reset, watchdog timer reset or software reset.

CRU supports the following features:

- Compliance to the AMBA APB interface
- Embedded five PLLs
- Flexible selection of clock source
- Supports the respective gating of all clocks
- Supports the respective software reset of all modules

3.2 Block Diagram

The CRU comprises with:

- PLL
- Register configuration unit
- Clock generate unit
- Reset generate unit




Fig. 3-1 CRU Architecture

3.3 System Clock Solution

3.3.1 CRU architecture

The following diagrams show CRU clock architecture (mux and divider information).




Fig. 3-2 CRU Clock Architecture Diagram 1




Fig. 3-3 CRU Clock Architecture Diagram 2




Fig. 3-4 CRU Clock Architecture Diagram 3




Fig. 3-5 CRU Clock Architecture Diagram 4

3.4 System Reset Solution

The following diagrams show reset architecture in this block.




Fig. 3-6 Reset Architecture Diagram

Reset source of each reset signal includes hardware reset (NPOR), power-off mode wakeup reset (pwroff_wakeup_rstn), soc watch dog reset (soc_wdt_rstn), power domain power down reset (pd_xx_dwn_rst_n), software reset request (xxx_softrstn_req), global software reset1 (glb_srstn_1), global software reset2 (glb_srstn_2) and A9 core watch dog reset (core_wdt_rstn).

The 'xx' of pd_xx_dwn_rst_n represents core0, core1, core2, core3, cs, cpu, peri, vio, video or gpu. The 'xxx' of resetn_xxx and xxx_softrstn_req is the module name.

Pwroff_wakeup_rstn is the reset when wakeup from the power-off mode, it will reset the all SOC logic except internal PMU.

Soc_wdt_rstn is the reset from watch-dog IP in the SoC, but core_wdt_rstn is the reset from A9 core watch-dog block.

Glb_srstn_1 and glb_srstn_2 are the global software reset by programming CRU register. When writing register CRU_GLB_SRST_FST_VALUE as 0xfdb9, glb_srstn_1 will be asserted, and when writing register CRU_GLB_SRST_SND_VALUE as 0xeca8, glb_srstn_2 will be asserted. The two software resets will be self-clear by hardware. Glb_srstn_1 will reset the all logic except PMU_SYS_REG0~3. And Glb_srstn_2 will reset the all logic except PMU_SYS_REG0~3, GRF and all GPIOs.

3.5 Function Description

There are five PLLs:

ARM PLL, DDR PLL, CODEC PLL, GENERAL PLL and NEW PLL in CRU.

PLLs all can be set to slow mode or deep slow mode, directly output selectable 24MHz or 32.768kHz. When power on or changing PLL setting, we must force PLL into slow mode to ensure output stable clock.

To maximize the flexibility, some of clocks can select divider source from three PLLs (CODEC PLL, GENERAL PLL and NEW PLL).

To provide some specific frequency, another solution is integrated: fractional divider. In order to be sure the performance for divided clock, there is some usage limit, we can only get low frequency and divider factor must be larger than 20.

All clocks can be software gated and all reset can be software generated.

3.6 PLL Introduction

3.6.1 Overview

This chip uses 2.2GHz PLL for all four PLLs. The 2.2GHz PLL is a general purpose, high-performance PLL-based clock generator. The VCO operates from 440 MHz to 2200MHz. It has a programmable output frequency, which ranges from 27.5 MHz to 2200 MHz configured through a 6-bit input divider, a 13-bit feedback divider and a 4-bit output divider. Around 50% duty cycle of output clocks can be achieved by enabling the output divider. It can also be used as a clock buffer through a bypass mode that bypasses and powers down the PLL. A full power-down mode is also available.

2.2GHz PLL supports the following features:

- Fully integrated, including loop filter
- Power supply: 1.0V single power supply
- VCO operating range: 440MHz 2200MHz
- Output frequency range: 27.5MHz 2200MHz
- Input frequency range: 269kHz 2200MHz
- PFD comparison frequency range: 269kHz 2200MHz
- Low power consumption: 3mA @ 1100MHz during normal operation
- Contains 6-bit input, 13-bit feedback and 4-bit output dividers
- Input divider value range: 1–64
- Feedback divider value range: 1–4096
- Output divider value range: 1, 2-16 (even only)
- Bandwidth adjustment of div. reference: 1–4096
- Output duty cycle: +/-5% (/1), +/-2% (/N)
- Period jitter (P-P) (max): +/-2.5% output cycle
- Reset pulse width (min): 5us
- Lock time (min allowed): 500 div. reference cycles
- Freq. overshot (full-~/half-~) (max): 40%/50%
- Ref. input jitter (long-term, P-P) (max): 2% div. reference cycle
- Reference H/L pulse width (min): 230ps
- Bypass and Power-down mode
- Lock detector

3.6.2 Block diagram




Fig. 3-7 PLL Block Diagram

3.6.3 Operation mode

A. Locked

The positive edges of the PLL feedback and reference signals are phase aligned in normal operation. Because the feedback signal is internal, NO phase relationship is guaranteed between RCLK and CLKOUT. The output clock frequency is programmable through the divider setting of CLKR[5:0], CLKF[12:0] and CLKOD[3:0].

B. Reset (RESET=1)

The PLL outputs a fixed free-running frequency in the range of 20MHz to 200MHz for a divide by 1 output depending on the specific PLL type.

C. Power-down (PWRDN=1)

All analog circuitry in the PLL is turned off so as to only dissipate leakage current. The digital dividers are not affected.

D. Bypass (BYPASS=1)

The reference input is bypassed directly to the outputs.

E. Test (TEST=1)

The reference input drives all dividers cascaded one after the other for production testing.

3.6.4 PLL Bandwidth Adjustment

The loop bandwidth (BW) of the PLL can be adjusted using BWADJ[11:0]. The bandwidth is given by: BW = nom_BW*sqrt(NF / 2 / NB), where nom_BW is approximately given by: nom_BW = Fref / (NR*20), and Fref is the reference clock frequency. The damping factor (D) is approximately given by: D = nom_D*sqrt(NF / 2 / NB), where nom_D is approximately 1. Because the damping factor changes with bandwidth settings, the bandwidth is practically limited to: nom_BW/sqrt(2) < BW < nom_BW*sqrt(2), in order to limit the damping factor range to 0.7 - 1.4. The -3dB bandwidth (Fbw_3dB) is approximately given by: Fbw_3dB = 2.4 * nom_BW * (NF / 2 / NB). The recommended setting for NB is NF / 2, which will yield the nominal bandwidth. Note that nom_BW and nom_D are chosen to result in optimal PLL loop dynamics.

3.7 Register Description

This section describes the control/status registers of the design.

3.7.1 CRU Registers Summary

Name	Offset	Size	Reset Value	Description
CRU_APLL_CON0	0x0000	W	0×00000b01	ARM PLL configuration register0
CRU_APLL_CON1	0x0004	W	0x000003e7	ARM PLL configuration register1
CRU_APLL_CON2	0x0008	W	0x000001f3	ARM PLL configuration register2

Name	Offset	Size	Reset Value	Description
CRU_APLL_CON3	0x000c	W	0x00000008	ARM PLL configuration register3
CRU_DPLL_CON0	0x0010	W	0x00000b03	DDR PLL configuration register0
CRU_DPLL_CON1	0x0014	W	0x0000031f	DDR PLL configuration register1
CRU_DPLL_CON2	0x0018	W	0x0000018f	DDR PLL configuration register2
CRU_DPLL_CON3	0x001c	W	0x00000008	DDR PLL configuration register3
CRU_CPLL_CON0	0x0020	W	0x00000b03	CODEC PLL configuration register0
CRU_CPLL_CON1	0x0024	W	0x000002ff	CODEC PLL configuration register1
CRU_CPLL_CON2	0x0028	W	0x0000017f	CODEC PLL configuration register2
CRU_CPLL_CON3	0x002c	W	0x00000008	CODEC PLL configuration register3
CRU_GPLL_CON0	0x0030	W	0x00000b01	GENERAL PLL configuration register0
CRU_GPLL_CON1	0x0034	w	0x00000251	GENERAL PLL configuration register1
CRU_GPLL_CON2	0x0038	W	0x00000128	GENERAL PLL configuration register2
CRU_GPLL_CON3	0x003c	W	0x00000008	GENERAL PLL configuration register3
CRU_NPLL_CON0	0x0040	W	0x00000b03	NEW PLL configuration register0
CRU_NPLL_CON1	0x0044	W	0x000003e7	NEW PLL configuration register1
CRU_NPLL_CON2	0x0048	W	0x000001f3	NEW PLL configuration register2
CRU_NPLL_CON3	0x004c	W	0x00000008	NEW PLL configuration register3
CRU_MODE_CON	0x0050	W	0x00000000	System work mode control register
CRU_CLKSEL0_CON	0x0060	W	0x00000031	Internal clock select and divide register0
CRU_CLKSEL1_CON	0x0064	W	0x0000b109	Internal clock select and divide register1
CRU_CLKSEL2_CON	0x0068	W	0x00000020	Internal clock select and divide register2
CRU_CLKSEL3_CON	0x006c	W	0x00000200	Internal clock select and divide register3

Name	Offset	Size	Reset Value	Description
CRU_CLKSEL4_CON	0x0070	W	0x00000300	Internal clock select and divide register4
CRU_CLKSEL5_CON	0x0074	W	0×00000200	Internal clock select and divide register5
CRU_CLKSEL6_CON	0x0078	W	0x00000101	Internal clock select and divide register6
CRU_CLKSEL7_CON	0x007c	W	0x0bb8ea60	Internal clock select and divide register7
CRU_CLKSEL8_CON	0x0080	W	0x0bb8ea60	Internal clock select and divide register8
CRU_CLKSEL9_CON	0x0084	W	0x0bb8ea60	Internal clock select and divide register9
CRU_CLKSEL10_CON	0x0088	W	0x0000a101	Internal clock select and divide register10
CRU_CLKSEL11_CON	0x008c	W	0x00002780	Internal clock select and divide register11
CRU_CLKSEL12_CON	0x0090	W	0x00008080	Internal clock select and divide register12
CRU_CLKSEL13_CON	0x0094	W	0x00000200	Internal clock select and divide register13
CRU_CLKSEL14_CON	0x0098	w	0x00000200	Internal clock select and divide register14
CRU_CLKSEL15_CON	0x009c	W	0x00000200	Internal clock select and divide register15
CRU_CLKSEL16_CON	0x00a0	W	0x00000200	Internal clock select and divide register16
CRU_CLKSEL17_CON	0x00a4	W	0x0bb8ea60	Internal clock select and divide register17
CRU_CLKSEL18_CON	0x00a8	W	0x0bb8ea60	Internal clock select and divide register18
CRU_CLKSEL19_CON	0x00ac	W	0x0bb8ea60	Internal clock select and divide register19
CRU_CLKSEL20_CON	0x00b0	W	0x0bb8ea60	Internal clock select and divide register20
CRU_CLKSEL21_CON	0x00b4	W	0x00000b00	Internal clock select and divide register21
CRU_CLKSEL22_CON	0x00b8	W	0×00000900	Internal clock select and divide register22
CRU_CLKSEL23_CON	0x00bc	W	0x001f05dc	Internal clock select and divide register23
CRU_CLKSEL24_CON	0x00c0	W	0x00001700	Internal clock select and divide register24
CRU_CLKSEL25_CON	0x00c4	W	0x00000707	Internal clock select and divide register25

Name	Offset	Size	Reset Value	Description
CRU_CLKSEL26_CON	0x00c8	W	0x00000ec0	Internal clock select and divide register26
CRU_CLKSEL27_CON	0х00сс	W	0x00000700	Internal clock select and divide register27
CRU_CLKSEL28_CON	0x00d0	W	0x00000f03	Internal clock select and divide register28
CRU_CLKSEL29_CON	0x00d4	W	0x00000742	Internal clock select and divide register29
CRU_CLKSEL30_CON	0x00d8	W	0×00000000	Internal clock select and divide register30
CRU_CLKSEL31_CON	0x00dc	W	0×00000000	Internal clock select and divide register31
CRU_CLKSEL32_CON	0x00e0	W	0x00000101	Internal clock select and divide register32
CRU_CLKSEL33_CON	0x00e4	W	0×00000303	Internal clock select and divide register33
CRU_CLKSEL34_CON	0x00e8	W	0x00008000	Internal clock select and divide register34
CRU_CLKSEL35_CON	0x00ec	W	0x00000303	Internal clock select and divide register35
CRU_CLKSEL36_CON	0x00f0	w	0×00000000	Internal clock select and divide register36
CRU_CLKSEL37_CON	0x00f4	W	0x00001ef3	Internal clock select and divide register37
CRU_CLKSEL38_CON	0x00f8	W	0x00000303	Internal clock select and divide register38
CRU_CLKSEL39_CON	0x00fc	W	0x00000007	Internal clock select and divide register39
CRU_CLKSEL40_CON	0x0100	W	0x00000200	Internal clock select and divide register40
CRU_CLKSEL41_CON	0x0104	W	0x0bb8ea60	Internal clock select and divide register41
CRU_CLKSEL42_CON	0x0108	W	0×00000000	Internal clock select and divide register42
CRU_CLKGATE0_CO	0x0160	W	0×00000000	Internal clock gating control register0
CRU_CLKGATE1_CO	0x0164	W	0×00000000	Internal clock gating control register1
CRU_CLKGATE2_CO	0x0168	W	0x00000000	Internal clock gating control register2
CRU_CLKGATE3_CO	0x016c	W	0x00000000	Internal clock gating control register3
CRU_CLKGATE4_CO N	0x0170	W	0x00000000	Internal clock gating control register4

Name	Offset	Size	Reset Value	Description
CRU_CLKGATE5_CO	0x0174	W	0x00000000	Internal clock gating control register5
CRU_CLKGATE6_CO	0x0178	W	0x00000000	Internal clock gating control register6
CRU_CLKGATE7_CO	0x017c	W	0x00000000	Internal clock gating control register7
CRU_CLKGATE8_CO	0x0180	W	0x00000000	Internal clock gating control register8
CRU_CLKGATE9_CO	0x0184	W	0×00000000	Internal clock gating control register9
CRU_CLKGATE10_C ON	0x0188	W	0x00000000	Internal clock gating control register10
CRU_CLKGATE11_C ON	0x018c	W	0x00000000	Internal clock gating control register11
CRU_CLKGATE12_C ON	0x0190	W	0x00000000	Internal clock gating control register12
CRU_CLKGATE13_C ON	0x0194	W	0x0000000	Internal clock gating control register13
CRU_CLKGATE14_C ON	0x0198	W	0x00000000	Internal clock gating control register14
CRU_CLKGATE15_C ON	0x019c	w	0x00000000	Internal clock gating control register15
CRU_CLKGATE16_C ON	0x01a0	W	0×00000000	Internal clock gating control register16
CRU_CLKGATE17_C ON	0x01a4	W	0×00000000	Internal clock gating control register17
CRU_CLKGATE18_C ON	0x01a8	W	0×00000000	Internal clock gating control register18
CRU_GLB_SRST_FST _VALUE	0x01b0	W	0×00000000	The first global software reset config value
CRU_GLB_SRST_SN D_VALUE	0x01b4	W	0×00000000	The second global software reset config value
CRU_SOFTRST0_CO	0x01b8	W	0×00000000	Internal software reset control register0
CRU_SOFTRST1_CO	0x01bc	W	0×00000000	Internal software reset control register1
CRU_SOFTRST2_CO	0x01c0	W	0×00000000	Internal software reset control register2
CRU_SOFTRST3_CO	0x01c4	W	0×00000000	Internal software reset control register3
CRU_SOFTRST4_CO	0x01c8	W	0x00000000	Internal software reset control register4
CRU_SOFTRST5_CO	0x01cc	w	0×00000000	Internal software reset control register5

Name	Offset	Size	Reset Value	Description
CRU_SOFTRST6_CO	0x01d0	W	0x00000000	Internal software reset
N				control register6
CRU_SOFTRST7_CO	0x01d4	W	0×00000000	Internal software reset control register7
CRU_SOFTRST8_CO	0x01d8	W	0x00000000	Internal software reset
N				control register8
CRU_SOFTRST9_CO	0x01dc	w	0×00000000	Internal software reset
N	0.000			control register9
CRU_SOFTRST10_C	0x01e0	w	0×00000000	Internal software reset
ON	OXOICO		CACCCCCCC	control register10
CRU_SOFTRST11_C	0x01e4	w	0x00000000	Internal software reset
ON	OXOICI	• •		control register11
CRU_MISC_CON	0x01e8	W	0x0000000	SCU control register
CRU_GLB_CNT_TH	0x01ec	W	0x00000064	global reset wait counter threshold
CRU_GLB_RST_CON	0x01f0	W	0x00000000	global reset trigger select
CRU_GLB_RST_ST	0x01f8	W	0x0000000	global reset status
CRU_SDMMC_CON0	0x0200	W	0x00000002	sdmmc control0
CRU_SDMMC_CON1	0x0204	W	0x0000000	sdmmc control1
CRU_SDIO0_CON0	0x0208	W	0x00000002	sdio0 control0
CRU_SDIO0_CON1	0x020c	W	0x0000000	sdio0 control1
CRU_SDIO1_CON0	0x0210	W	0x0000002	sdio1 control0
CRU_SDIO1_CON1	0x0214	W	0x0000000	sdio1 control1
CRU_EMMC_CON0	0x0218	W	0x00000002	emmc control0
CRU_EMMC_CON1	0x021c	W	0x00000000	emmc control1

Notes: <u>Size</u>: **B** - Byte (8 bits) access, **HW** - Half WORD (16 bits) access, **W** -WORD (32 bits) access

3.7.2 Detail Register Description

CRU_APLL_CONO

Address: Operational Base + offset (0x0000)

ARM PLL configuration register0

Bit	Attr	Reset Value	Description
31:30	RO	0x0	reserved
29:24	wo	0x00	clkr_mask CLKR value write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing
23:20	RO	0x0	corresponding bit reserved

Bit	Attr	Reset Value	Description
			clkod_mask
			Clock OD value write mask.
19:16	WO	0×0	When every bit HIGH, enable the writing
19:10	WO	UXU	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:14	RO	0x0	reserved
		V 0x0b	clkr
12.0	DW		PLL CLKR factor control
13:8	RW		NR = CLKF + 1
			NR: 1-64
7:4	RO	0x0	reserved
			clkod
3:0 RW	0 1	PLL CLKOD factor control	
	KVV	W 0x1	NO = CLKOD + 1
			NO: 1, 2-16 (even only)

CRU_APLL_CON1

Address: Operational Base + offset (0x0004)

ARM PLL configuration register1

Bit	Attr	Reset Value	Description
31	RW	0×0	lock PLL lock status 1'b0: unlock 1'b1: lock
30:13	RO	0x0	reserved
12:0	RW	0x03e7	clkf PLL CLKF factor control NF = CLKF + 1 NF: 1-4096

CRU_APLL_CON2

Address: Operational Base + offset (0x0008)

ARM PLL configuration register2

Bit	Attr	Reset Value	Description
31:12	RO	0x0	reserved
			bwadj
11:0	RW	0x1f3	PLL loop bandwidth adjust
			NB = BWADJ + 1

CRU_APLL_CON3

Address: Operational Base + offset (0x000c)

ARM PLL configuration register3

Bit	Attr	Reset Value	Description
31:22	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			reset_mask
			Reset configuration write mask.
21	\\\\C	00	When HIGH, enable the writing corresponding
21	WO	0x0	bit
			When LOW, don't care the writing
			corresponding bit
			test_mask
			Test configuration write mask.
20	\\\\C	00	When HIGH, enable the writing corresponding
20	WO	0×0	bit
			When LOW, don't care the writing
			corresponding bit
			ensat_mask
			Ensat configuration write mask.
19	wo	0×0	When HIGH, enable the writing corresponding
19	VVO	UXU	bit
			When LOW, don't care the writing
			corresponding bit
			fasten_mask
			Fasten configuration write mask.
18	wo	0×0	When HIGH, enable the writing corresponding
10	IVVO	0.00	bit
			When LOW, don't care the writing
			corresponding bit
			power_down_mask
		A 1	Power down configuration write mask.
17	wo	0x0	When HIGH, enable the writing corresponding
	""	OXO	bit
			When LOW, don't care the writing
			corresponding bit
		Y C	bypass_mask
			Bypass configuration write mask.
16	wo	0x0	When HIGH, enable the writing corresponding
			bit
		•	When LOW, don't care the writing
15.6	D.O.	00	corresponding bit
15:6	RO	0x0	reserved
			reset
5	RW	0x0	PLL reset control
			1'b0: normal 1'b1: reset
	-		
			rest PLL test control
4	RW	0x0	
			1'b0: normal
			1'b1: test mode

Bit	Attr	Reset Value	Description
			ensat
3	RW	0×1	PLL saturation behavior enable
3	KVV	UXI	1'b0: disable
			1'b1: enable
			fasten
2	RW	0x0	PLL enable fast locking circuit
2	KVV		1'b0: disable
			1'b1: enable
		W 0x0	power_down
1	RW		PLL power down control
1			1'b0: no power down
			1'b1: power down
		V 0x0	bypass
	RW		PLL bypass mode control
0			1'b0: no bypass
			1'b1: bypass

CRU_DPLL_CON0

Address: Operational Base + offset (0x0010)

DDR PLL configuration register0

LL Comiguration i			
Bit	Attr	Reset Value	Description
31:30	RO	0x0	reserved
			clkr_mask
			CLKR value write mask.
29:24	wo	0x00	When every bit HIGH, enable the writing
23.27	"	0,000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
23:20	RO	0x0	reserved
			clkod_mask
		<i>Y C</i>	Clock OD value write mask.
19:16	wo	0x0	When every bit HIGH, enable the writing
15.10			corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:14	RO	0x0	reserved
			clkr
13:8	RW	0x0b	PLL CLKR factor control
15.0	KVV	UXUD	NR = CLKF + 1
			NR: 1-64
7:4	RO	0x0	reserved
			clkod
3:0	RW	0x3	PLL CLKOD factor control
3.0	I V V		NO = CLKOD + 1
			NO: 1, 2-16 (even only)

CRU_DPLL_CON1

Address: Operational Base + offset (0x0014)

DDR PLL configuration register1

Bit	Attr	Reset Value	Description
			lock
21	RW	0×0	PLL lock status
31	KVV	UXU	1'b0: unlock
			1'b1: lock
30:13	RO	0x0	reserved
			clkf
12.0	DW	0.0216	PLL CLKF factor control
12:0	RW	0x031f	NF = CLKF + 1
			NF: 1-4096

CRU_DPLL_CON2

Address: Operational Base + offset (0x0018)

DDR PLL configuration register2

Bit	Attr	Reset Value	Description
31:12	RO	0x0	reserved
			bwadj
11:0	RW	0x18f	PLL loop bandwidth adjust
			NB = BWADJ + 1

CRU_DPLL_CON3

Address: Operational Base + offset (0x001c)

DDR PLL configuration register3

Bit	Attr	Reset Value	Description
31:22	RO	0x0	reserved
	A.	1	reset_mask
			Reset configuration write mask.
21	wo	0×0	When HIGH, enable the writing corresponding
			bit
			When LOW, don't care the writing
	~		corresponding bit
			test_mask
		0x0	Test configuration write mask.
20	wo		When HIGH, enable the writing corresponding
20	VVO	OXO	bit
			When LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
			ensat_mask
			Ensat configuration write mask.
10	WO	0.40	When HIGH, enable the writing corresponding
19	WO	0x0	bit
			When LOW, don't care the writing
			corresponding bit
			fasten_mask
			Fasten configuration write mask.
18	WO	0×0	When HIGH, enable the writing corresponding
10	VVO	0.00	bit
			When LOW, don't care the writing
			corresponding bit
			power_down_mask
			Power down configuration write mask.
17	wo	0x0	When HIGH, enable the writing corresponding
		UXU	bit
			When LOW, don't care the writing
			corresponding bit
			bypass_mask
			Bypass configuration write mask.
16	wo	0x0	When HIGH, enable the writing corresponding
			bit
			When LOW, don't care the writing
			corresponding bit
15:6	RO	0x0	reserved
			reset
5	RW	0x0	PLL reset control
			1'b0: normal
			1'b1: reset
	RW	7	test PLL test control
4		0x0	1'b0: normal
			1'b1: test mode
			ensat
			PLL saturation behavior enable
3	RW	0x1	1'b0: disable
			1'b1: enable
			fasten
			PLL enable fast locking circuit
2	RW	0x0	1'b0: disable
			1'b1: enable
			power_down
	RW		PLL power down control
1		0×0	1'b0: no power down
			1'b1: power down
	I	1	- Lana aann

Bit	Attr	Reset Value	Description
		UXU	bypass
	RW		PLL bypass mode control
U			1'b0: no bypass
			1'b1: bypass

CRU_CPLL_CON0

Address: Operational Base + offset (0x0020)

CODEC PLL configuration register0

Bit	Attr	Reset Value	Description
31:30	RO	0x0	reserved
29:24	wo	0×00	clkr_mask CLKR value write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
23:20	RO	0x0	reserved
19:16	wo	0×0	clkod_mask Clock OD value write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:14	RO	0x0	reserved
13:8	RW	0x0b	clkr PLL CLKR factor control NR = CLKF + 1 NR: 1-64
7:4	RO	0x0	reserved
3:0	RW	0x3	clkod PLL CLKOD factor control NO = CLKOD + 1 NO: 1, 2-16 (even only)

CRU_CPLL_CON1

Address: Operational Base + offset (0x0024)

CODEC PLL configuration register1

Bit	Attr	Reset Value	Description
24		0x0	lock
	DW		PLL lock status
31	31 RW		1'b0: unlock
			1'b1: lock
30:13	RO	0x0	reserved

Bit	Attr	Reset Value	Description
		0x02ff	clkf
12.0	RW		PLL CLKF factor control
12:0			NF = CLKF + 1
			NF: 1-4096

CRU_CPLL_CON2

Address: Operational Base + offset (0x0028)

CODEC PLL configuration register2

Bit	Attr	Reset Value	Descriptio	n
31:12	RO	0x0	reserved	A
			bwadj	
11:0	RW	0x17f	PLL loop bandwidth adjust	• ()
			NB = BWADJ + 1	~~ 0

CRU_CPLL_CON3

Address: Operational Base + offset (0x002c)

CODEC PLL configuration register3

Bit	Attr	Reset Value	Description
31:22	RO	0x0	reserved
21	wo	0x0	reset_mask Reset configuration write mask. When HIGH, enable the writing corresponding bit When LOW, don't care the writing corresponding bit
20	wo	0×0	test_mask Test configuration write mask. When HIGH, enable the writing corresponding bit When LOW, don't care the writing corresponding bit
19	wo	0x0	ensat_mask Ensat configuration write mask. When HIGH, enable the writing corresponding bit When LOW, don't care the writing corresponding bit
18	WO	0×0	fasten_mask Fasten configuration write mask. When HIGH, enable the writing corresponding bit When LOW, don't care the writing corresponding bit

Bit	Attr	Reset Value	Description
			power_down_mask
			Power down configuration write mask.
17	wo	0×0	When HIGH, enable the writing corresponding
17	VVO	UXU	bit
			When LOW, don't care the writing
			corresponding bit
			bypass_mask
			Bypass configuration write mask.
16	wo	0×0	When HIGH, enable the writing corresponding
	1	OXO	bit
			When LOW, don't care the writing
			corresponding bit
15:6	RO	0x0	reserved
			reset
5	RW	0x0	PLL reset control
		0.00	1'b0: normal
			1'b1: reset
		0×0	test
4	RW		PLL test control
			1'b0: normal
			1'b1: test mode
			ensat
3	RW	0x1	PLL saturation behavior enable
			1'b0: disable
		• .	1'b1: enable
			fasten
2	RW	0x0	PLL enable fast locking circuit
			1'b0: disable
		1	1'b1: enable
			power_down
1	RW	0x0	PLL power down control
			1'b0: no power down
			1'b1: power down
			bypass PLL bypass mode control
0	RW	0x0	1 ''
			1'b0: no bypass
			1'b1: bypass

CRU_GPLL_CON0

Address: Operational Base + offset (0x0030)

GENERAL PLL configuration register0

Bit	Attr	Reset Value	Description
31:30	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			clkr_mask
			CLKR value write mask.
29:24	wo	0×00	When every bit HIGH, enable the writing
29.24	100	0.000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
23:20	RO	0x0	reserved
			clkod_mask
			Clock OD value write mask.
19:16	wo	0×0	When every bit HIGH, enable the writing
19.10	VVO	UXU	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:14	RO	0x0	reserved
			clkr
13:8	RW	w 0x0b	PLL CLKR factor control
15.6	IXVV		NR = CLKF + 1
			NR: 1-64
7:4	RO	0x0	reserved
3:0	RW	0×1	clkod
			PLL CLKOD factor control
3.0			NO = CLKOD + 1
			NO: 1, 2-16 (even only)

CRU_GPLL_CON1

Address: Operational Base + offset (0x0034)

GENERAL PLL configuration register1

Bit	Attr	Reset Value	Description
	A.		lock
31	RW	0×0	PLL lock status
31	KVV	C	1'b0: unlock
			1'b1: lock
30:13	RO	0x0	reserved
			clkf
12:0	RW	0x0251	PLL CLKF factor control
			NF = CLKF + 1
			NF: 1-4096

CRU_GPLL_CON2

Address: Operational Base + offset (0x0038)

GENERAL PLL configuration register2

Bit	Attr	Reset Value	Description
31:12	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			bwadj
11:0	RW	0x128	PLL loop bandwidth adjust
			NB = BWADJ + 1

CRU_GPLL_CON3

Address: Operational Base + offset (0x003c)

GENERAL PLL configuration register3

Bit	Attr	Reset Value	Description
31:22	RO	0x0	reserved
			reset_mask
			Reset configuration write mask.
21	WO	0×0	When HIGH, enable the writing corresponding
21	WO	0.00	bit
			When LOW, don't care the writing
			corresponding bit
			test_mask
			Test configuration write mask.
20	WO	0×0	When HIGH, enable the writing corresponding
			bit
			When LOW, don't care the writing
			corresponding bit
			ensat_mask
			Ensat configuration write mask.
19	WO	0x0	When HIGH, enable the writing corresponding
			bit
			When LOW, don't care the writing
			corresponding bit
			fasten_mask Fasten configuration write mask.
	wo	10	When HIGH, enable the writing corresponding
18		0×0	bit
			When LOW, don't care the writing
			corresponding bit
			power_down_mask
			Power down configuration write mask.
17		0×0	When HIGH, enable the writing corresponding
17	WO		bit
			When LOW, don't care the writing
			corresponding bit
			bypass_mask
	wo		Bypass configuration write mask.
16		0×0	When HIGH, enable the writing corresponding
			bit
			When LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
15:6	RO	0x0	reserved
			reset
5	RW	0×0	PLL reset control
5	KVV	UXU	1'b0: normal
			1'b1: reset
			test
4	RW	0x0	PLL test control
4	KVV	UXU	1'b0: normal
			1'b1: test mode
			ensat
3	RW	0×1	PLL saturation behavior enable
3	FCVV		1'b0: disable
			1'b1: enable
		W 0x0	fasten
2	RW		PLL enable fast locking circuit
2	IXVV		1'b0: disable
			1'b1: enable
			power_down
1	DW	RW 0x0	PLL power down control
1	IX V V		1'b0: no power down
			1'b1: power down
0			bypass
	RW	0×0	PLL bypass mode control
0	KVV		1'b0: no bypass
			1'b1: bypass

CRU_NPLL_CON0

Address: Operational Base + offset (0x0040)
NEW PLL configuration register0

Bit	Attr	Reset Value	Description
31:30	RO	0x0	reserved
29:24	wo	0×00	clkr_mask CLKR value write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
23:20	RO	0x0	reserved
19:16	wo	0×0	clkod_mask Clock OD value write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:14	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			clkr
12.0	D\A/	0x0b	PLL CLKR factor control
13:8	RW		NR = CLKF + 1
			NR: 1-64
7:4	RO	0x0	reserved
			clkod
3:0	RW	0x3	PLL CLKOD factor control
			NO = CLKOD + 1
			NO: 1, 2-16 (even only)

CRU_NPLL_CON1

Address: Operational Base + offset (0x0044)

NEW PLL configuration register1

Bit	Attr	Reset Value	Description
		0x0	lock
21	DW		PLL lock status
31	RW		1'b0: unlock
			1'b1: lock
30:13	RO	0x0	reserved
			clkf
12:0	RW	0x03e7	PLL CLKF factor control
			NF = CLKF + 1
			NF: 1-4096

CRU_NPLL_CON2

Address: Operational Base + offset (0x0048)

NEW PLL configuration register2

Bit	Attr	Reset Value	Description
31:12	RO 🗼	0x0	reserved
			bwadj
11:0	RW	0x1f3	PLL loop bandwidth adjust
			NB = BWADJ + 1

CRU_NPLL_CON3

Address: Operational Base + offset (0x004c)

NEW PLL configuration register3

Bit	Attr	Reset Value	Description
31:22	RO	0x0	reserved
		0x0	reset_mask
2.1	wo		Reset configuration write mask.
			When HIGH, enable the writing corresponding
21			bit
			When LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
			test_mask
			Test configuration write mask.
20	WO.	00	When HIGH, enable the writing corresponding
20	WO	0x0	bit
			When LOW, don't care the writing
			corresponding bit
			ensat_mask
			Ensat configuration write mask.
19	wo	0×0	When HIGH, enable the writing corresponding
19	VVO	0.00	bit
			When LOW, don't care the writing
			corresponding bit
			fasten_mask
			Fasten configuration write mask.
18	wo	0×0	When HIGH, enable the writing corresponding
			bit
			When LOW, don't care the writing
			corresponding bit
			power_down_mask
			Power down configuration write mask.
17	wo	0×0	When HIGH, enable the writing corresponding
		OXO	bit
			When LOW, don't care the writing
			corresponding bit
		• 6	bypass_mask Bypass_configuration_write_mask
			Bypass configuration write mask.
16	WO	0x0	When HIGH, enable the writing corresponding bit
			When LOW, don't care the writing
	A	1 0	corresponding bit
15:6	RO	0x0	reserved
13.0	KO	0.00	reset
			PLL reset control
5	RW	0x0	1'b0: normal
			1'b1: reset
			test
			PLL test control
4	RW	0x0	1'b0: normal
			1'b1: test mode
			ensat
	RW	0×1	PLL saturation behavior enable
3			1'b0: disable
			1'b1: enable

Bit	Attr	Reset Value	Description		
			fasten		
2	RW	0×0	PLL enable fast locking circuit		
2	IK VV	UXU	1'b0: disable		
			1'b1: enable		
		0x0	power_down		
1	RW		PLL power down control		
1	IK VV		1'b0: no power down		
			1'b1: power down		
		W 0x0	bypass		
0	RW		PLL bypass mode control		A
	IK VV		1'b0: no bypass		
			1'b1: bypass	•	

CRU_MODE_CON

Address: Operational Base + offset (0x0050)

System work mode control register

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:14	RW	0×0	npll_work_mode NEW PLL work mode select 2'b00: Slow mode, clock from external 24MHz OSC (default) 2'b01: Normal mode, clock from PLL output 2'b10: Deep slow mode, clock from external 32.768kHz
13:12	RW	0×0	gpll_work_mode GENERAL PLL work mode select 2'b00: Slow mode, clock from external 24MHz OSC (default) 2'b01: Normal mode, clock from PLL output 2'b10: Deep slow mode, clock from external 32.768kHz
11:10	RO	0x0	reserved
9:8	RW	0×0	cpll_work_mode CODEC PLL work mode select 2'b00: Slow mode, clock from external 24MHz OSC (default) 2'b01: Normal mode, clock from PLL output 2'b10: Deep slow mode, clock from external 32.768kHz

Bit	Attr	Reset Value	Description
7:6	RO	0x0	reserved
			dpll_work_mode
			DDR PLL work mode select
			2'b00: Slow mode, clock from external 24MHz
5:4	RW	0x0	OSC (default)
			2'b01: Normal mode, clock from PLL output
			2'b10: Deep slow mode, clock from external
			32.768kHz
3:2	RO	0x0	reserved
			apll_work_mode
			ARM PLL work mode select
			2'b00: Slow mode, clock from external 24MHz
1:0	RW	0x0	OSC (default)
			2'b01: Normal mode, clock from PLL output
			2'b10: Deep slow mode, clock from external
			32.768kHz

CRU_CLKSELO_CON

Address: Operational Base + offset (0x0060) Internal clock select and divide register0

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
		A	When every bit LOW, don't care the writing
			corresponding bit
			core_clk_pll_sel
15	RW 🔺	0x0	CORE clock pll source selection
	IXVV		1'b0: select ARM PLL
			1'b1: select GENERAL PLL
14:13	RO	0x0	reserved
			a17_core_div_con
12:8	RW	0x00	Control A17 core clock divider frequency
		*	clk_core=clk_src/(div_con+1)
			aclk_core_mp_div_con
7:4	RW	0x3	Control core MP AXI clock divider frequency
			clk=clk_src/(div_con+1)
			aclk_core_m0_div_con
3:0	RW	0x1	Control core M0 AXI clock divider frequency
			clk=clk_src/(div_con+1)

CRU_CLKSEL1_CON

Address: Operational Base + offset (0x0064) Internal clock select and divide register1

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			bus_aclk_pll_sel
15	RW	0x1	pd_bus axi clock pll source selection
	IXVV	UXI	1'b0: select CODEC PLL
			1'b1: select GENERAL PLL
			pd_bus_pclk_div_con
14:12	RW	0x3	Control pd_bus APB clock divider frequency
			clk=clk_src/(div_con+1)
11:10	RO	0x0	reserved
			pd_bus_hclk_div_con
		0x1	Control pd_bus AHB clock divider frequency
9:8	RW		2'b00: aclk_bus:hclk_bus = 1:1
			2'b01: aclk_bus:hclk_bus = 2:1
			2'b11: aclk_bus:hclk_bus = 4:1
			pd_bus_aclk_div_con
7:3	RW	0x01	Control pd_bus aclk divider frequency
			clk=clk_src/(div_con+1)
			pd_bus_clk_div_con1
2:0	RW	0x1	Control pd_bus AXI clock divider1 frequency
			clk=clk_src/(div_con+1)

CRU_CLKSEL2_CON
Address: Operational Base + offset (0x0068) Internal clock select and divide register2

Bit	Attr	Reset Value	Description
		Y' C	write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
Ť			corresponding bit
15:13	RO	0x0	reserved
			testout_div_con
			test out clk divider frequency
12:8	RW	0x00	
			clk_testout=testout_clk_src/(testout_div_co
			n+1)
7:6	RO	0x0	reserved

Bit	Attr	Reset Value	Description
5:0	RW		tsadc_div_con Control tsadc divider frequency
			clk_tsadc=tsadc_clk_src/(tsadc_div_con+1)

CRU_CLKSEL3_CON

Address: Operational Base + offset (0x006c) Internal clock select and divide register3

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	WO	0.0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:10	RO	0x0	reserved
			uart4_clk_sel
			Control UART4 clock work frequency
			selection
9:8	RW	0x2	2'b00: select divider ouput from pll divider
			2'b01: select divider ouput from fraction
			divider
			2'b10: select 24MHz from osc inpu
7	RO	0x0	reserved
			uart4_div_con
6:0	RW	0x00	Control UART4 divider frequency
			clk_uart0=uart_clk_src/(uart0_div_con+1)

CRU_CLKSEL4_CON
Address: Operational Base + offset (0x0070) Internal clock select and divide register4

Bit	Attr	Reset Value	Description
			write_mask
	~		write mask.
31:16	wo	0x0000	When every bit HIGH, enable the writing
51.10	I VV O	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			i2s_pll_sel
15	RW	0×0	Control I2S PLL source selection
12	IK V V	(VV UXU	1'b0: select codec pll clock
			1'b1: select general pll clock
14:13	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			i2s0_outclk_sel
12	RW	0x0	Control I2S clock work frequency selection
12	KVV	0.00	1'b0: select clk_i2s
			1'b1: select 12MHz
11:10	RO	0x0	reserved
			i2s0_clk_sel
			Control I2S clock work frequency selection
			2'b00: select divider ouput from pll divider
9:8	RW	0x3	2'b01: select divider ouput from fraction
			divider
			2'b10: select clock from IO input
			2'b11: select 12MHz from osc input
7	RO	0x0	reserved
			i2s0_pll_div_con
			Control I2S PLL output divider freuency
6:0	RW	0x00	
			i2s1_div_clk=i2s1_div_src/(i2s1_pll_div_con
			+1)

CRU_CLKSEL5_CON
Address: Operational Base + offset (0x0074)
Internal clock select and divide register5

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
51.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			spdif_pll_sel
15	RW	0×0	Control SPDIF PLL source selection
	KW	UXU	1'b0: select codec pll clock
			1'b1: select general pll clock
14:10	RO	0x0	reserved
			spdif_clk_sel
			Control SPDIF clock work frequency
			selection
9:8	RW	0x2	2'b00: select divider ouput from pll divider
			2'b01: select divider ouput from fraction
			divider
			2'b10: select 12MHz from osc inpu
7	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			spdif_pll_div_con
			Control SPDIF PLL output divider freuency
6:0	RW	0x00	
			spdif_div_clk=spdif_div_src/(spdif_pll_div_c
			on+1)

CRU_CLKSEL6_CON

Address: Operational Base + offset (0x0078) Internal clock select and divide register6

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0x0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			isp_jpeg_pll_sel
			Control ISP jpeg PLL source selection
15:14	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select new pll clock
			isp_jpeg_div_con
		0x01	Control isp jpeg divider freuency
13:8	RW		
			jpeg_div_clk=jpeg_div_src/(isp_jpeg_div_co
		A	n+1)
			isp_pll_sel
		0×0	Control ISP PLL source selection
7:6	RW		2'b00: select codec pll clock
			2'b01: select general pll clock
	1-	Y	2'b10: select new pll clock
			isp_div_con
5:0	RW	0x01	Control isp divider freuency
			<pre>isp_div_clk=isp_div_src/(isp_pll_div_con+1)</pre>

CRU_CLKSEL7_CON

Address: Operational Base + offset (0x007c) Internal clock select and divide register7

Bit	Attr	Reset Value	Description
31:0	RW	0x0bb8ea60	uart4_frac_factor Control uart4 fraction divider frequency High 16-bit for numerator Low 16-bit for denominator

CRU_CLKSEL8_CON

Address: Operational Base + offset (0x0080) Internal clock select and divide register8

Bit	Attr	Reset Value	Description
31:0	RW		i2s0_frac_factor
			Control I2S fraction divider frequency
			High 16-bit for numerator
			Low 16-bit for denominator

CRU_CLKSEL9_CON

Address: Operational Base + offset (0x0084) Internal clock select and divide register9

Bit	Attr	Reset Value	Description
31:0	RW		spdif_frac_factor
			Control SPDIF fraction divider frequency
			High 16-bit for numerator
			Low 16-bit for denominator

CRU_CLKSEL10_CON

Address: Operational Base + offset (0x0088) Internal clock select and divide register10

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31:16	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
		• 4	corresponding bit
		40	peri_pll_sel
15	RW	0x1	Control peripheral clock PLL source selection
13	IX V V	UXI	1'b0: select codec pll clock
			1'b1: select general pll clock
14	RO	0x0	reserved
			peri_pclk_div_con
		///	Control the divider ratio between aclk_periph
			and pclk_periph
13:12	RW	0x2	2'b00: aclk_periph:pclk_periph = 1:1
			2'b01: aclk_periph:pclk_periph = 2:1
			2'b10: aclk_periph:pclk_periph = 4:1
			2'b11: aclk_periph:pclk_periph = 8:1
11:10	RO	0x0	reserved
		0×1	peri_hclk_div_con
9:8			Control the divider ratio between aclk_periph
	RW		and hclk_periph
			2'b00: aclk_periph:hclk_periph = 1:1
			2'b01: aclk_periph:hclk_periph = 2:1
			2'b10: aclk_periph:hclk_periph = 4:1

Bit	Attr	Reset Value	Description
7:5	RO	0x0	reserved
			peri_aclk_div_con
			Control periphral clock divider frequency
4:0	RW	0x01	
			aclk_periph=periph_clk_src/(peri_aclk_div_c
			on+1)

CRU_CLKSEL11_CON

Address: Operational Base + offset (0x008c) Internal clock select and divide register11

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:14	RO	0x0	reserved
			hsicphy_div_con
			Control HSICPHY divider frequency
13:8	RW	0x27	
			clk_hsicphy_12m=clk_hsicphy_480m/(hsicp
			hy_div_con+1)
			mmc0_pll_sel
			Control mmc0 clock PLL source selection
7:6	RW	0x2	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select 24MHz
	A	1 U'.	mmc0_div_con
			Control SDMMC0 divider frequency
5:0	RW	0x00	
			clk_sdmmc0=general_pll_clk/(mmc0_div_co
			n+1)

CRU_CLKSEL12_CON

Address: Operational Base + offset (0x0090) Internal clock select and divide register12

Bit	Attr	Reset Value	Description
	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
			emmc_pll_sel
			Control emmc clock PLL source selection
15:14	RW	0x2	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select 24MHz
			emmc_div_con
			Control EMMC divider frequency
13:8	RW	0x00	
			clk_emmc=general_pll_clk/(emmc_div_con+
			1)
			sdio0_pll_sel
			Control sdio0 clock PLL source selection
7:6	RW	0x2	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select 24MHz
			sdio0_div_con
5:0	RW	0x00	Control SDIO0 divider frequency
			clk_sdio=general_pll_clk/(sdio_div_con+1)

CRU_CLKSEL13_CON
Address: Operational Base + offset (0x0094) Internal clock select and divide register13

Bit	Attr	Reset Value	Description
31:16	wo	0x0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15	RW	0x0	uart_pll_sel Control UART1~4 clock PLL source selection 1'b0: select codec pll clock 1'b1: select general pll clock
14:13	RW	0x0	uart0_src_sel UART0 clock source selection 2'b00: select codec pll clock 2'b01: select general pll clock 2'b10: select 480M USBPHY clock 2'b11: select new pll clock
12:11	RW	0x0	usbphy_480m_sel USBPHY 480M clock source selection 2'b00: select HOST0 USB pll clock 2'b01: select HOST1 USB pll clock 2'b10: select OTG USB pll clock
10	RO	0x0	reserved

Bit	Attr	Reset Value	Description
9:8	RW	0x2	uart0_clk_sel
			Control UARTO clock work frequency
			selection
			2'b00: select divider ouput from pll divider
			2'b01: select divider ouput from fraction
			divider
			2'b10: select 24MHz from osc inpu
7	RO	0x0	reserved
6:0	RW	0x00	uart0_div_con
			Control UARTO divider frequency
			clk_uart0=uart_clk_src/(uart0_div_con+1)

CRU_CLKSEL14_CON

Address: Operational Base + offset (0x0098) Internal clock select and divide register14

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:10	RO	0x0	reserved
9:8	RW	0x2	uart1_clk_sel Control UART1 clock work frequency selection 2'b00: select divider ouput from pll divider 2'b01: select divider ouput from fraction divider 2'b10: select 24MHz from osc inpu
7	RO	0x0	reserved
6:0	RW	0x00	uart1_div_con Control UART1 divider frequency clk_uart1=uart_clk_src/(uart1_div_con+1)

CRU_CLKSEL15_CON

Address: Operational Base + offset (0x009c) Internal clock select and divide register15

Bit	Attr	Reset Value	Description
	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit

Bit	Attr	Reset Value	Description
15:10	RO	0x0	reserved
			uart2_clk_sel
			Control UART2 clock work frequency
			selection
9:8	RW	0x2	2'b00: select divider ouput from pll divider
			2'b01: select divider ouput from fraction
			divider
			2'b10: select 24MHz from osc inpu
7	RO	0x0	reserved
			uart2_div_con
6:0	RW	0x00	Control UART2 divider frequency
			clk_uart2=uart_clk_src/(uart2_div_con+1)

CRU_CLKSEL16_CON

Address: Operational Base + offset (0x00a0) Internal clock select and divide register16

Bit	Attr	Reset Value	Description
			write_mask write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing corresponding bit
			When every bit LOW, don't care the writing corresponding bit
15:10	RO	0x0	reserved
9:8	RW	0x2	uart3_clk_sel Control UART3 clock work frequency selection 2'b00: select divider ouput from pll divider 2'b01: select divider ouput from fraction divider 2'b10: select 24MHz from osc inpu
7	RO	0x0	reserved
6:0	RW	0x00	uart3_div_con Control UART3 divider frequency clk_uart3=uart_clk_src/(uart3_div_con+1)

CRU_CLKSEL17_CON

Address: Operational Base + offset (0x00a4) Internal clock select and divide register17

Bit	Attr	Reset Value	Description
31:0	RW		uart0_frac_factor
			Control UARTO fraction divider frequency
			High 16-bit for numerator
			Low 16-bit for denominator

CRU_CLKSEL18_CON

Address: Operational Base + offset (0x00a8) Internal clock select and divide register18

Bit	Attr	Reset Value	Description
31:0	RW		uart1_frac_factor
			Control UART1 fraction divider frequency
			High 16-bit for numerator
			Low 16-bit for denominator

CRU_CLKSEL19_CON

Address: Operational Base + offset (0x00ac) Internal clock select and divide register19

Bit	Attr	Reset Value	Description
31:0	RW		uart2_frac_factor
			Control UART2 fraction divider frequency
			High 16-bit for numerator
			Low 16-bit for denominator

CRU_CLKSEL20_CON

Address: Operational Base + offset (0x00b0) Internal clock select and divide register20

Bit	Attr	Reset Value	Description
31:0	RW		uart3_frac_factor Control UART3 fraction divider frequency High 16-bit for numerator Low 16-bit for denominator

CRU_CLKSEL21_CON

Address: Operational Base + offset (0x00b4) Internal clock select and divide register21

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
7			When every bit LOW, don't care the writing
			corresponding bit
15:13	RO	0x0	reserved
			mac_div_con
12:8	RW	0x0b	Control EMAC divider frequency
			clk_mac_ref=mac_clk_src/(mac_div_con+1)
7:5	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			rmii_extclk_sel
4	RW	0×0	Control RMII external clock selection
4	KVV	UXU	1'b0: select internal divider clock
			1'b1: select external input clock
3:2	RO	0x0	reserved
			mac_pll_sel
			Control EMAC clock PLL source selection
1:0	RW	0×0	2'b00: select new pll clock
			2'b01: select codec pll clock
			2'b10: select general pll clock

CRU_CLKSEL22_CON

Address: Operational Base + offset (0x00b8) Internal clock select and divide register22

Bit	Attr	d divide register Reset Value	Description
	7100	110000 10100	write mask
			write mask.
			When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			hsadc_div_con
			Control HSADC divider frequency
15:8	RW	0x09	O O '
			clk_hsadc=hsadc_clk_src/(hsadc_div_con+1
		• ^ \)
	RW	0x0	hsadc_inv_sel
7			Control HSADC inverter clock
			1'b0: select buffer output
			1'b1: select inverter output
6:5	RO	0x0	reserved
			hsadc_clk_sel
	RW	0×0	Control HSADC clock work frequency
4			selection
		_	1'b0: select divider ouput from pll divider
			1'b1: select external input clock
3:2	RO	0x0	reserved
			wifi_pll_sel
1	RW	0x0	Control wifi clock PLL source selection
			1'b0: select codec pll clock
			1'b1: select general pll clock
			hsadc_pll_sel
0	RW	0x0	Control HSADC clock PLL source selection
			1'b0: select codec pll clock
			1'b1: select general pll clock

CRU_CLKSEL23_CON

Address: Operational Base + offset (0x00bc) Internal clock select and divide register23

Bit	Attr	Reset Value	Description
31:0	RW		wifi_frac_factor Control wifi fraction divider frequency High 16-bit for numerator Low 16-bit for denominator

CRU_CLKSEL24_CON

Address: Operational Base + offset (0x00c0) Internal clock select and divide register24

Bit	Attr	Reset Value	Description
31:16	WO	0x0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:8	RW	0x17	saradc_div_con Control SARADC clock divider frequency clk_saradc=24MHz/(saradc_div_con+1)
7:0	RO	0x0	reserved

CRU_CLKSEL25_CON

Address: Operational Base + offset (0x00c4) Internal clock select and divide register25

Bit	Attr	Reset Value	Description
	A	10.	write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
	\bigcirc		When every bit LOW, don't care the writing
	~		corresponding bit
		0x0	spi1_pll_sel
15	RW		Control spi1 clock PLL source selection
13	KVV		1'b0: select codec pll clock
			1'b1: select general pll clock
			spi1_div_con
14:8	RW	0x07	Control SPI1 clock divider frequency
			clk_spi1=general_pll_clk/(spi1_div_con+1)
		RW 0x0	spi0_pll_sel
7	DW		Control spi0 clock PLL source selection
/	IK VV		1'b0: select codec pll clock
			1'b1: select general pll clock

Bit	Attr	Reset Value	Description
			spi0_div_con
6:0	RW	0x07	Control SPI0 clock divider frequency
			clk_spi0=general_pll_clk/(spi0_div_con+1)

CRU_CLKSEL26_CON

Address: Operational Base + offset (0x00c8) Internal clock select and divide register26

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31:16	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			cif_clk_out_sel
15	RW	0×0	CIF clock output selection
13	I V V	0.00	1'b0: select PLL divout
			1'b1: select 24MHz
14	RO	0x0	reserved
			cif_clk_div_con
13:9	RW	0x07	cif clock divider frequency
			clk=clk_src/(div_con+1)
			cif_clk_pll_sel
8	RW	0x0	CIF clock pll source selection
			1'b0: select codec PLL
		A	1'b1: select general PLL
			crypto_div_con
7:6	RW	0x3	crypto clock divider frequency
	A	4 0 '	clk=clk_src/(div_con+1)
5:3	RO	0x0	reserved
		Y (ddr_clk_pll_sel
2	RW	0x0	DDR clock pll source selection
		OXO .	1'b0: select DDR PLL
	~		1'b1: select GENERAL PLL
		_	ddr_div_con
			Control DDR divider frequency
1:0	RW	0×0	2'b00: clk_ddr_src:clk_ddrphy = 1:1
			2'b01: clk_ddr_src:clk_ddrphy = 2:1
			2'b11: clk_ddr_src:clk_ddrphy = 4:1

CRU_CLKSEL27_CON

Address: Operational Base + offset (0x00cc) Internal clock select and divide register27

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0x0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			lcdc0_div_con
15:8	RW	0×07	Control LCDC0 clock divider frequency
15.6	KVV	0007	
			clk_lcdc0=lcdc0_clk_src/(lcdc0_div_con+1)
7:2	RO	0x0	reserved
			lcdc0_pll_sel
			Control LCDC0 clock PLL source selection
1:0	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select new pll clock

CRU_CLKSEL28_CON

Address: Operational Base + offset (0x00d0) Internal clock select and divide register28

Bit	Attr	Reset Value	Description
			write_mask
			write mask
31:16	WO	0x0000 When every bit HIGH, enable the writing	
31.10	16 WO 0	00000	corresponding bit
		A 1	When every bit LOW, don't care the writing
		407	corresponding bit
			edp_24m_sel
		1 U'	eDP 24M clock source selection
15	RW	0x0	1'b00: select 27M clock
		Y' C	1'b01: select 24M clock
)
14:13	RO	0x0	reserved
			hclk_vio_div_con
12:8	RW	0x0f	VIO AHB clock divider frequency
			clk=clk_src/(div_con+1)
			edp_pll_sel
			eDP clock PLL source selection
7:6	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select new pll clock
			edp_div_con
5:0	RW	0x03	eDP clock divider frequency
			clk=clk_src/(div_con+1)

CRU_CLKSEL29_CON

Address: Operational Base + offset (0x00d4) Internal clock select and divide register29

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	WO	0000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			lcdc1_div_con
15:8	RW	0x07	Control LCDC1 clock divider frequency
			clk_lcdc1=lcdc1_clk_src/(lcdc1_div_con+1)
			cdc1_pll_sel
			Control LCDC1 clock PLL source selection
7:6	RW	0x1	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select new pll clock
5	RO	0x0	reserved
			cif_clkin_inv_sel
			CIF clkin invert selection
4	RW	0x0	1'b0: normal
			1'b1: invert
			isp_clkin_inv_sel
		• 4	ISP clkin invert selection
3	RW	0x0	1'b0: normal
			1'b1: invert
			* \
	A	10	hsicphy_12m_sel
			Control HSICPHY 12m clock selection
2	RW	0x0	1'b0: select 12M from OSC
			1'b1: select 12M from divout
4)			
			hsicphy_pll_sel
, ,			Control HSICPHY clock PLL source selection
1:0	RW	0x2	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select usbphy 480M clock

CRU_CLKSEL30_CON

Address: Operational Base + offset (0x00d8) Internal clock select and divide register30

Bit	Attr	Reset Value	Description
-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit rga_core_clk_pll_sel rga func clock PLL source selection 2'b00: select codec pll clock 2'b01: select general pll clock 2'b10: select usbphy pll 480M clock reserved rga_core_clk_div_con rga func clock divider frequency clk_rga_func = clk_rga_func_src/(rga_core_clk_div_con+1) rga_aclk_pll_sel Control rga AXI clock PLL source selection 2'b00: select codec pll clock 2'b10: select general pll clock 2'b10: select usbphy pll 480M clock reserved rga_aclk_div_con Control rga AXI clock divider frequency aclk_lcdc1=lcdc1_aclk_src/(rga_aclk_div_code) aclk_lcdc1=lcdc1_aclk_src/(rga_aclk_div_code)
			rga_core_clk_pll_sel
			rga func clock PLL source selection
15:14	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select usbphy pll 480M clock
13	RO	0x0	reserved
	RW	0x00	rga_core_clk_div_con
12:8			rga func clock divider frequency
12.0			clk_rga_func =
			clk_rga_func_src/(rga_core_clk_div_con+1)
			-
			Control rga AXI clock PLL source selection
7:6	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select usbphy pll 480M clock
5	RO	0x0	reserved
			rga_aclk_div_con
			Control rga AXI clock divider frequency
4:0	RW	V 0x00	
		A 1	aclk_lcdc1=lcdc1_aclk_src/(rga_aclk_div_co
		40}	n+1)

CRU_CLKSEL31_CON

Address: Operational Base + offset (0x00dc) Internal clock select and divide register31

Bit	Attr	Reset Value	Description
		/ /	write_mask
	_		write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			vio1_aclk_pll_sel
			Control VIO1 AXI clock PLL source selection
15:14	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select usbphy pll 480M clock
13	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			vio1_aclk_div_con
			Control VIO1 AXI clock divider frequency
12:8	RW	0x00	
			aclk_vio1=vio1_aclk_src/(vio1_aclk_div_con
			+1)
			vio0_aclk_pll_sel
			Control VIO0 AXI clock PLL source selection
7:6	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select usbphy pll 480M clock
5	RO	0x0	reserved
			vio0_aclk_div_con
			Control VIO0 AXI clock divider frequency
4:0	RW	0x00	
			aclk_vio0=vio0_aclk_src/(vio0_aclk_div_con
			+1)

CRU_CLKSEL32_CON

Address: Operational Base + offset (0x00e0) Internal clock select and divide register32

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
		A 1	When every bit LOW, don't care the writing
		$A \cap Y$	corresponding bit
			vdpu_aclk_pll_sel
	A	1 U'.	Control VDPU AXI clock PLL source selection
15:14	RW	0x0	2'b00: select codec pll clock
		Y' C	2'b01: select general pll clock
			2'b10: select usbphy pll 480M clock
13	RO	0x0	reserved
			vdpu_aclk_div_con
		_	Control VDPU AXI clock divider frequency
12:8	RW	0x01	
			aclk_vdpu=vdpu_aclk_src/(vdpu_aclk_div_c
			on+1)
			vepu_aclk_pll_sel
			Control VEPU AXI clock PLL source selection
7:6	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select usbphy pll 480M clock
5	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			vepu_aclk_div_con
			Control VEPU AXI clock divider frequency
4:0	RW	0x01	
			aclk_vepu=vepu_aclk_src/(vepu_aclk_div_co
			n+1)

CRU_CLKSEL33_CON

Address: Operational Base + offset (0x00e4) Internal clock select and divide register33

Bit	Attr	Reset Value	Description
			write_mask
			write mask
31:16	wo	0×0000	When HIGH, enable the writing corresponding
31:16	WO	00000	bit
			When LOW, don't care the writing
			corresponding bit
15:13	RO	0x0	reserved
	RW	0x03	alive_pclk_div_con
12.0			alive apb clock divider frequency
12:8			alive_pclk
			=alive_pclk_src/(alive_pclk_div_con+1)
7:5	RO	0x0	reserved
			pmu_pclk_div_con
4:0	RW	0×03	pmu apb clock divider frequency
			pmu_pclk
			=pmu_pclk_src/(pmu_pclk_div_con+1)

CRU_CLKSEL34_CON

Address: Operational Base + offset (0x00e8)
Internal clock select and divide register34

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			sdio1_pll_sel
			Control sdio1 clock PLL source selection
15:14	RW	0x2	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select 24MHz
			sdio1_div_con
13:8	RW	0x00	Control SDIO1 divider frequency
			clk_sdio=general_pll_clk/(sdio_div_con+1)

Bit	Attr	Reset Value	Description
			gpu_aclk_pll_sel
			Control GPU AXI clock PLL source selection
			2'b00: select codec pll clock
7:6	RW	0x0	2'b01: select general pll clock
			2'b10: select usbphy pll 480M clock
			2'b11: select new pll clock
5	RO	0x0	reserved
			gpu_aclk_div_con
			Control GPU AXI clock divider frequency
4:0	RW	0x00	
			aclk_gpu=gpu_aclk_src/(gpu_aclk_div_con+
			1)

CRU_CLKSEL35_CON

Address: Operational Base + offset (0x00ec) Internal clock select and divide register35

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			tspout_clk_pll_sel
		A 1	Control tspout clock PLL source selection
15:14	RW	0x0	2'b00: select codec pll clock
15.17	IXVV	OXO .	2'b01: select general pll clock
			2'b10: select new pll clock
			2'b11: select 27MHz IO input
13	RO	0x0	reserved
			tspout_clk_div_con
12:8	RW	0x03	Control tspout clock divider frequency
			clk=clk_src/(clk_div_con+1)
			tsp_clk_pll_sel
			Control tsp clock PLL source selection
7:6	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select new pll clock
5	RO	0x0	reserved
			tsp_clk_div_con
4:0	RW	0x03	Control tsp clock divider frequency
			clk=clk_src/(clk_div_con+1)

CRU_CLKSEL36_CON

Address: Operational Base + offset (0x00f0) Internal clock select and divide register36

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0x0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			clk_core3_div_con
14:12	RW	0x0	Control clk_core3 clock divider frequency
			clk=clk_src/(clk_div_con+1)
11	RO	0x0	reserved
			clk_core2_div_con
10:8	RW	0x0	Control clk_core2 clock divider frequency
			clk=clk_src/(clk_div_con+1)
7	RO	0x0	reserved
			clk_core1_div_con
6:4	RW	0x0	Control clk_core1 clock divider frequency
			clk=clk_src/(clk_div_con+1)
3	RO	0x0	reserved
			clk_core0_div_con
2:0	RW	0x0	Control clk_core0 clock divider frequency
			clk=clk_src/(clk_div_con+1)

CRU_CLKSEL37_CON

Address: Operational Base + offset (0x00f4) Internal clock select and divide register37

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
1			When every bit LOW, don't care the writing
			corresponding bit
15:14	RO	0x0	reserved
	RW	0x0f	pclk_core_dbg_div_con
13:9			Control core debg APB bus clock divider
13.9			frequency
			clk=clk_src/(clk_div_con+1)
			atclk_core_div_con
8:4	RW	0x0f	Control core ATB BUS clock divider frequency
			clk=clk_src/(clk_div_con+1)
3	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			clk_l2ram_div_con
2:0	RW	0x3	Control clk_I2ram clock divider frequency
			clk=clk_src/(clk_div_con+1)

CRU_CLKSEL38_CON

Address: Operational Base + offset (0x00f8) Internal clock select and divide register38

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0x0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			nandc1_clk_pll_sel
15	RW	0×0	Control nandc1 clock PLL source selection
13	IX V V	OXO	1'b0: select codec pll clock
			1'b1: select general pll clock
14:13	RO	0x0	reserved
			nandc1_clk_div_con
			Control nandc1 clock divider frequency
12:8	RW	0x03	
			clk_nandc=nandc_clk_src/(nandc_clk_div_co
			n+1)
		• 6	nandc0_clk_pll_sel
7	RW	0x0	Control nandc0 clock PLL source selection
	IXVV	UXU	1'b0: select codec pll clock
			1'b1: select general pll clock
6:5	RO	0x0	reserved
			nandc0_clk_div_con
		Y' C	Control nandc0 clock divider frequency
4:0	RW	0x03	
			clk_nandc=nandc_clk_src/(nandc_clk_div_co
			n+1)

CRU_CLKSEL39_CON

Address: Operational Base + offset (0x00fc) Internal clock select and divide register39

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
			aclk_hevc_pll_sel
			HEVC AXI clock PLL source selection
15:14	RW	0x0	2'b00: select codec pll clock
			2'b01: select general pll clock
			2'b10: select new pll clock
13	RO	0x0	reserved
			aclk_hevc_div_con
12:8	RW	0x00	HEVC AXI clock divider frequency
			clk=clk_src/(clk_div_con+1)
			spi2_pll_sel
7	RW	0×0	Control spi2 clock PLL source selection
/	KVV	UXU	1'b0: select codec pll clock
			1'b1: select general pll clock
			spi2_div_con
6:0	RW	0x07	Control SPI2 clock divider frequency
			clk=clk_src/(div_con+1)

CRU_CLKSEL40_CON

Address: Operational Base + offset (0x0100) Internal clock select and divide register40

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
		A	When every bit LOW, don't care the writing
		$\rightarrow \rightarrow \rightarrow$	corresponding bit
15:14	RO	0x0	reserved
	A	1 U'.	hclk_hevc_div_con
13:12	RW	0x0	HEVC AHB clock divider frequency
		Y C	clk=clk_src/(clk_div_con+1)
11:10	RO	0x0	reserved
	\bigcirc		spdif_8ch_clk_sel
	-		Control SPDIF 8ch clock work frequency
			selection
9:8	RW	0x2	2'b00: select divider ouput from pll divider
			2'b01: select divider ouput from fraction
			divider
			2'b10: select 12MHz from osc inpu
7	RO	0x0	reserved
			spdif_8ch_pll_div_con
			Control SPDIF 8ch PLL output divider freuency
6:0	RW	0x00	
			spdif_div_clk=spdif_div_src/(spdif_pll_div_c
			on+1)

CRU_CLKSEL41_CON

Address: Operational Base + offset (0x0104) Internal clock select and divide register41

Bit	Attr	Reset Value	Description
31:0	RW		spdif_8ch_frac_factor
			Control SPDIF 8ch fraction divider frequency
			High 16-bit for numerator
			Low 16-bit for denominator

CRU_CLKSEL42_CON

Address: Operational Base + offset (0x0108) Internal clock select and divide register42

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:14	RW	0x0	clk_hevc_core_pll_sel HEVC CORE clock PLL source selection 2'b00: select codec pll clock 2'b01: select general pll clock 2'b10: select new pll clock
13	RO	0x0	reserved
12:8	RW	0x00	clk_hevc_core_div_con HEVC CORE clock divider frequency clk=clk_src/(clk_div_con+1)
7:6	RW	0x0	clk_hevc_cabac_pll_sel HEVC CABAC clock PLL source selection 2'b00: select codec pll clock 2'b01: select general pll clock 2'b10: select new pll clock
5	RO	0x0	reserved
4:0	RW	0x00	clk_hevc_cabac_div_con HEVC CABAC clock divider frequency clk=clk_src/(clk_div_con+1)

CRU_CLKGATEO_CON

Address: Operational Base + offset (0x0160)

Dit Atti Reset Value Describtion	Bit	Attr	Reset Value	Description
--	-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0000	When every bit HIGH, enable the writing
31:16	wo	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:13	RO	0x0	reserved
			clk_acc_efuse_gate_en
12	RW	0x0	acc efuse clock disable.
			When HIGH, disable clock
			pd_bus_cpll_clk_gate_en
11	RW	0x0	pd_bus clock CPLL path clock disable.
		0x0000 0x0 0x0 0x0 0x0 0x0 0x0	When HIGH, disable clock
		W 0x0	pd_bus_gpll_clk_gate_en
10	RW	0x0	pd_bus clock GPLL path clock disable.
		0x0000 0x0 0x0 0x0 0x0 0x0 0x0	When HIGH, disable clock
		0x0000 0x0 0x0 0x0 0x0 0x0 0x0	ddr_gpll_clk_gate_en
9	RW	0x0	DDR clock GPLL path clock disable.
		0x0000 0x0 0x0 0x0 0x0 0x0 0x0	When HIGH, disable clock
			ddr_dpll_clk_gate_en
8	RW	0x0	DDR clock DPLL path clock disable.
		0x0	When HIGH, disable clock
			aclk_bus_2pmu_gate_en
7	RW	0x0	pd_bus AXI clock to pd_pmu clock disable.
			When HIGH, disable clock
6	RO	0x0	reserved
	RO	10>	pclk_bus_gate_en
5	RW	0x0	pd_bus APB clock(pclk_cpu_pre) disable.
		0x0000 0x0 0x0 0x0 0x0 0x0 0x0	When HIGH, disable clock
			hclk_bus_gate_en
4	RW	0x0	pd_bus AHB clock disable.
		O 0x0000 Co W Co Co W Ox0 P W Ox0 Co Co Co Co Co Co Co C	When HIGH, disable clock
			aclk_bus_gate_en
3	RW	0x0	pd_bus AXI clock disable.
	,		When HIGH, disable clock
			core_gpll_clk_gate_en
2	RW	0x0	CORE clock GPLL path clock disable.
			When HIGH, disable clock
			core_apll_clk_gate_en
1	RW	0x0	CORE clock APLL path clock disable.
			When HIGH, disable clock
0	RO	0x0	reserved

CRU_CLKGATE1_CON

Address: Operational Base + offset (0x0164)

vriting e writing c disable.
e writing
e writing
e writing
disable.
disable.
(disable
(disable
(disable
c disable
disable
Calbabiei
k disable.
Cuisabic.
k disable.
(disable:

Bit	Attr	Reset Value	Description
			clk_timer1_gate_en
1	RW	0x0	Timer1 clock(clk_timer1) disable.
			When HIGH, disable clock
			clk_timer0_gate_en
0	RW	0x0	Timer0 clock(clk_timer0) disable.
			When HIGH, disable clock

CRU_CLKGATE2_CON

Address: Operational Base + offset (0x0168)

Bit	Attr	Reset Value	Description	
			write_mask	
			write mask.	
31:16	wo	0×0000	When every bit HIGH, enable the writing	
31.10	VVO	00000	corresponding bit	
			When every bit LOW, don't care the writing	
			corresponding bit	
15:14	RO	0x0	reserved	
			clk_uart4_frac_src_gate_en	
13	RW	0x0	UART4 fraction divider source clock disable.	
			When HIGH, disable clock	
			clk_uar4_src_gate_en	
12	RW	0x0	UART4 source clock disable.	
			When HIGH, disable clock	
			clk_spi2_src_gate_en	
11	RW	0x0	SPI2 source clock disable.	
			When HIGH, disable clock	
			clk_spi1_src_gate_en	
10	RW	0x0	SPI1 source clock disable.	
			When HIGH, disable clock	
		Y	clk_spi0_src_gate_en	
9	RW	0x0	SPI0 source clock disable.	
			When HIGH, disable clock	
	~		clk_saradc_src_gate_en	
8	RW	0x0	SARADC source clock disable.	
			When HIGH, disable clock	
			clk_tsadc_src_gate_en	
7	RW	0x0	TSADC source clock disable.	
			When HIGH, disable clock	
			clk_hsadc_src_gate_en	
6	RW	0x0	Field0000 Abstract	
			When HIGH, disable clock	
			clk_mac_src_gate_en	
5	RW	0x0	MAC source clock disable.	
			When HIGH, disable clock	

Bit	Attr	Reset Value	Description
4	RO	0x0	reserved
			pclk_periph_gate_en
3	DW	0x0 / 0x0 / 0x0 / 0x0	PERIPH system APB clock(pclk_periph)
3	KVV		disable.
			When HIGH, disable clock
			hclk_periph_gate_en
2	RW 0x0	0.0	PERIPH system AHB clock(hclk_periph)
2		UXU	disable.
			When HIGH, disable clock
	RW (aclk_periph_gate_en
1	DW	0.0	PERIPH system AXI clock(aclk_periph)
1	KVV	UXU	disable.
			When HIGH, disable clock
			clk_periph_src_gate_en
0	RW	0x0	PERIPH system source clock disable.
			When HIGH, disable clock

CRU_CLKGATE3_CON

Address: Operational Base + offset (0x016c)

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0,,000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
		A	When every bit LOW, don't care the writing
		107	corresponding bit
			clk_isp_jpeg_gate_en
15	RW	0x0	ISP jpeg source clock disable.
			When HIGH, disable clock
		Y' C	clk_isp_gate_en
14	RW	0x0	ISP clock clock disable.
		0x0000 0x00000 0x00000 0x00 0x00	When HIGH, disable clock
			clk_edp_gate_en
13	RW	0x0	eDP clock clock disable.
			When HIGH, disable clock
			clk_edp_24m_gate_en
12	RW	0x0	eDP 24M ref clock clock disable.
			When HIGH, disable clock
			aclk_vdpu_src_gate_en
11	RW	0x0	VDPU AXI source clock disable.
			When HIGH, disable clock
			hclk_vpu_gate_en
10	RW	0x0	VPU AHB source clock disable.
	RW C		When HIGH, disable clock

Bit	Attr	Reset Value	Description
			aclk_vepu_src_gate_en
9	RW	0x0	VEPU AXI source clock disable.
			When HIGH, disable clock
8	RO	0x0	reserved
			clk_cif_out_gate_en
7	RW	0x0	CIF output clock disable.
			When HIGH, disable clock
			hsicphy_gate_en
6	RW	0x0	HSICPHY clock disable.
			When HIGH, disable clock
			aclk_rga_src_gate_en
5	RW	0x0	RGA AXI souce clock disable.
		0x0 0x0 0x0 0x0	When HIGH, disable clock
			clk_rga_core_src_gate_en
4	RW	0x0	RGA func souce clock disable.
			When HIGH, disable clock
			dclk_lcdc1_src_gate_en
3	RW	0x0	LCDC1 DCLK source clock disable.
			When HIGH, disable clock
			aclk_lcdc1_src_gate_en
2	RW	0x0	LCDC1 AXI source clock disable.
			When HIGH, disable clock
			dclk_lcdc0_src_gate_en
1	RW	0x0	LCDC0 DCLK source clock disable.
			When HIGH, disable clock
		A	aclk_lcdc0_src_gate_en
0	RW	0x0	LCDC0 AXI source clock disable.
			When HIGH, disable clock

CRU_CLKGATE4_CON

Address: Operational Base + offset (0x0170) Internal clock gating control register4

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing corresponding bit
31:16	VVO	00000	
			When every bit LOW, don't care the writing
			corresponding bit
			testclk_gate_en
15	RW	0x0	Test output clock disable
			When HIGH, disable clock
			clk_jtag_gate_en
14	RW	0x0	JTAG clock disable.
			When HIGH, disable clock

Bit	Attr	Reset Value	Description
			clk_ddrphy1_gate_en
13	RW	0x0	DDRPHY1 clock disable.
			When HIGH, disable clock
			clk_ddrphy0_gate_en
12	RW	0x0	DDRPHY0 clock disable.
			When HIGH, disable clock
			clk_tspout_gate_en
11	RW	0x0	TSP output clock disable.
		0x0	When HIGH, disable clock
			clk_tsp_gate_en
10	RW	0x0	TSP clock disable.
			When HIGH, disable clock
			clk_spdif_8ch_gate_en
9	RW	0x0	SPDIF 8ch clock disable.
		0x0	When HIGH, disable clock
			clk_spdif_8ch_frac_src_gate_en
	DIA	00	SPDIF 8ch fraction divider source clock
8	RW	UXU	disable.
			When HIGH, disable clock
			clk_spdif_8ch_src_gate_en
7	RW	0x0	SPDIF 8ch source clock disable.
		0x0	When HIGH, disable clock
			clk_spdif_gate_en
6	RW	0x0	SPDIF clock disable.
			When HIGH, disable clock
		\ \ \	clk_spdif_frac_src_gate_en
5	RW	0x0	SPDIF fraction divider source clock disable.
			When HIGH, disable clock
			clk_spdif_src_gate_en
4	RW	0x0	SPDIF source clock disable.
		Y' C	When HIGH, disable clock
			clk_i2s0_gate_en
3	RW	0x0	I2S clock disable.
	~		When HIGH, disable clock
			clk_i2s0_frac_src_gate_en
2	RW	0x0	I2S fraction divider source clock disable.
			When HIGH, disable clock
			clk_i2s0_src_gate_en
1	RW	0x0	I2S source clock disable.
			When HIGH, disable clock
			clk_i2s0_out_gate_en
0	RW	0x0	I2S output clock disable.
			When HIGH, disable clock

Address: Operational Base + offset (0x0174) Internal clock gating control register5

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	14/0	0000	When every bit HIGH, enable the writing
31:16	WO	0×0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			clk_mipidsi_24m_gate_en
15	RW	0x0	mipi dsi 24M clock disable.
			When HIGH, disable clock
			clk_usbphy480m_gate_en
14	RW	0x0	usbphy480M clock disable.
			When HIGH, disable clock
			ps2c_clk_gate_en
13	RW	0x0	PS2 controlor clock disable.
			When HIGH, disable clock
			hdmi_hdcp_clk_gate_en
12	RW	0x0	HDMI HDCP clock disable.
			When HIGH, disable clock
			hdmi_cec_clk_gate_en
11	RW	0x0	HDMI CEC clock disable.
			When HIGH, disable clock
			clk_pvtm_gpu_gate_en
10	RW	0x0	pd_gpu PVTM clock disable.
		• 4	When HIGH, disable clock
		clk_pvtm_core_gate	clk_pvtm_core_gate_en
9	RW	0x0	pd_core PVTM clock disable.
			When HIGH, disable clock
			pclk_pmu_gate_en
8	RW	0x0	pd_pmu APB bus clock disable.
			When HIGH, disable clock
			clk_gpu_gate_en
7	RW	0x0	gpu clock disable.
			When HIGH, disable clock
			clk_nandc1_gate_en
6	RW	0x0	nandc1 clock disable.
			When HIGH, disable clock
			clk_nandc0_gate_en
5	RW	0×0	nandc0 clock disable.
			When HIGH, disable clock
			clk_crypto_gate_en
4	RW	0x0	crypto clock disable.
			When HIGH, disable clock

Bit	Attr	Reset Value	Description
			clk_mac_refout_gate_en
3	RW	0x0	MAC ref output clock clock disable.
			When HIGH, disable clock
			clk_mac_ref_gate_en
2	RW	0x0	MAC ref clock clock disable.
			When HIGH, disable clock
			clk_mac_tx_gate_en
1	RW	0x0	MAC tx clock clock disable.
			When HIGH, disable clock
			clk_mac_rx_gate_en
0	RW	0x0	MAC rx clock clock disable.
			When HIGH, disable clock

CRU_CLKGATE6_CON

Address: Operational Base + offset (0x0178)

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			pclk_i2c4_gate_en
15	RW	0x0	I2C4 APB clock disable.
		A	When HIGH, disable clock
			pclk_i2c3_gate_en
14	RW	0x0	I2C3 APB clock disable.
		1 0'	When HIGH, disable clock
			pclk_i2c2_gate_en
13	RW	0x0	I2C2 APB clock disable.
			When HIGH, disable clock
			pclk_uart_exp_gate_en
12	RW	0x0	UART_exp APB clock disable.
		*	When HIGH, disable clock
			pclk_uart_gps_gate_en
11	RW	0x0	UART_gps APB clock disable.
			When HIGH, disable clock
10	RO	0x0	reserved
			pclk_uart_bb_gate_en
9	RW	0x0	UART_bb APB clock disable.
			When HIGH, disable clock
			pclk_uart_bt_gate_en
8	RW	0x0	UART_bt APB clock disable.
			When HIGH, disable clock

Bit	Attr	Reset Value	Description
			pclk_ps2c0_gate_en
7	RW	0x0	PS2C0 APB clock disable.
			When HIGH, disable clock
			pclk_spi2_gate_en
6	RW	0x0	SPI2 APB clock disable.
			When HIGH, disable clock
			pclk_spi1_gate_en
5	RW	0x0	SPI1 APB clock disable.
			When HIGH, disable clock
			pclk_spi0_gate_en
4	RW	0x0	SPI0 APB clock disable.
			When HIGH, disable clock
			aclk_dmac_peri_gate_en
3	RW	0x0	DMAC peri AXI clock disable.
			When HIGH, disable clock
			aclk_peri_axi_matrix_gate_en
2	RW	0x0	Peripheral matrix axi clock disable.
			When HIGH, disable clock
			pclk_peri_axi_matrix_gate_en
1	RW	0x0	Peripheral matrix apb clock disable.
			When HIGH, disable clock
			hclk_peri_matrix_gate_en
0	RW	0x0	Peripheral matrix ahb clock disable.
			When HIGH, disable clock

CRU_CLKGATE7_CON

Address: Operational Base + offset (0x017c)

Bit	Attr	Reset Value	Description
			write_mask
		Y . C	write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31,10	VVO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			hclk_nand1_gate_en
15	RW	0x0	NAND1 AHB clock disable.
			When HIGH, disable clock
			hclk_nand0_gate_en
14	RW	0x0	NANDO AHB clock disable.
			When HIGH, disable clock
			hclk_mmc_peri_gate_en
13	RW	0×0	arbiter in peri_ahb_mmc module AHB clock
			disable.
			When HIGH, disable clock

disable. When HIGH, disable clock aclk_peri_niu_gate_en NIU in peripheral power domain AXI clock disable. When HIGH, disable clock hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	Bit	Attr	Reset Value	Description
disable. When HIGH, disable clock aclk_peri_niu_gate_en NIU in peripheral power domain AXI clock disable. When HIGH, disable clock hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				hclk_emem_peri_gate_en
disable. When HIGH, disable clock aclk_peri_niu_gate_en NIU in peripheral power domain AXI clock disable. When HIGH, disable clock hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en Field0000 Description hclk_host0_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	12	DW	0.40	arbiter in peri_ahb_emem module AHB clock
aclk_peri_niu_gate_en NIU in peripheral power domain AXI clock disable. When HIGH, disable clock hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	12	KVV	UXU	disable.
NIU in peripheral power domain AXI clock disable. When HIGH, disable clock hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				When HIGH, disable clock
disable. When HIGH, disable clock hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				aclk_peri_niu_gate_en
disable. When HIGH, disable clock hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en When HIGH, disable clock pclk_sim_gate_en	11	DW	0.40	NIU in peripheral power domain AXI clock
hclk_peri_ahb_arbi_gate_en AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en RW 0x0 HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	11	KVV	UXU	disable.
AHB arbiter in peripheral power domain AHB clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en RW 0x0 HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				When HIGH, disable clock
clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en RW 0x0 HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				hclk_peri_ahb_arbi_gate_en
clock disable. When HIGH, disable clock hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en RW 0x0 HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	10	DW	0.40	AHB arbiter in peripheral power domain AHB
hclk_usb_peri_gate_en USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	10	KVV	UXU	clock disable.
9 RW 0x0 USB arbiter AHB clock disable. When HIGH, disable clock hclk_hsic_gate_en RW 0x0 HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en RW 0x0 HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				When HIGH, disable clock
When HIGH, disable clock hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en hCST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description RW 0x0 HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				hclk_usb_peri_gate_en
hclk_hsic_gate_en HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	9	RW	0x0	USB arbiter AHB clock disable.
8 RW 0x0 HSIC AHB clock disable. When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				When HIGH, disable clock
When HIGH, disable clock hclk_host1_gate_en HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				hclk_hsic_gate_en
hclk_host1_gate_en RW 0x0 HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	8	RW	0x0	HSIC AHB clock disable.
7 RW 0x0 HOST1 AHB clock disable. Field0000 Description hclk_host0_gate_en HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				When HIGH, disable clock
Field0000 Description hclk_host0_gate_en hOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				hclk_host1_gate_en
hclk_host0_gate_en RW 0x0 HOST0 AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	7	RW	0x0	HOST1 AHB clock disable.
6 RW 0x0 HOSTO AHB clock disable. Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				Field0000 Description
Field0000 Description pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				hclk_host0_gate_en
pmu_hclk_otg0_gate_en USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	6	RW	0x0	HOSTO AHB clock disable.
5 RW 0x0 USB OTG PMU AHB clock disable. When HIGH, disable clock hclk_otg0_gate_en 4 RW 0x0 USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				Field0000 Description
When HIGH, disable clock hclk_otg0_gate_en When HIGH, disable clock disable. When HIGH, disable clock pclk_sim_gate_en				pmu_hclk_otg0_gate_en
hclk_otg0_gate_en 4 RW 0x0 USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en	5	RW	0x0	USB OTG PMU AHB clock disable.
4 RW 0x0 USB OTG AHB clock disable. When HIGH, disable clock pclk_sim_gate_en				When HIGH, disable clock
When HIGH, disable clock pclk_sim_gate_en				hclk_otg0_gate_en
pclk_sim_gate_en	4	RW	0x0	USB OTG AHB clock disable.
				When HIGH, disable clock
3 RW 0x0 SIM APR clock disable			Y C	pclk_sim_gate_en
S STATE ON STATE OF S	3	RW	0x0	SIM APB clock disable.
When HIGH, disable clock				When HIGH, disable clock
pclk_tsadc_gate_en	1			pclk_tsadc_gate_en
2 RW 0x0 TSADC APB clock disable.	2	RW	0x0	TSADC APB clock disable.
When HIGH, disable clock				When HIGH, disable clock
pclk_saradc_gate_en		RW		pclk_saradc_gate_en
1 RW 0x0 SARADC APB clock disable.	1		0x0	SARADC APB clock disable.
When HIGH, disable clock				When HIGH, disable clock
pclk_i2c5_gate_en				pclk_i2c5_gate_en
0 RW 0x0 I2C5 APB clock disable.	0	RW	0x0	I2C5 APB clock disable.
When HIGH, disable clock	-			When HIGH, disable clock

CRU_CLKGATE8_CON

Address: Operational Base + offset (0x0180)

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
24.46			When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:13	RO	0x0	reserved
			aclk_peri_mmu_gate_en
12	RW	0x0	PERI_MMU aclk clock disable.
			When HIGH, disable clock
			clk_27m_tsp_gate_en
11	RW	0x0	27M_TSP clock disable.
			When HIGH, disable clock
			clk_hsadc_1_tsp_gate_en
10	RW	0x0	HSADC_1_TSP clock disable.
			When HIGH, disable clock
		W 0×0	clk_hsadc_0_tsp_gate_en
9	RW		HSADC_0_TSP clock disable.
			When HIGH, disable clock
	RW	0x0	hclk_tsp_gate_en
8			TSP AHB clock disable.
			When HIGH, disable clock
	RW	0×0	hclk_hsadc_gate_en
7			HSADC AHB clock disable.
			When HIGH, disable clock
		10	hclk_emmc_gate_en
6	RW	0x0	EMMC AHB clock disable.
			When HIGH, disable clock
			hclk_sdio1_gate_en
5	RW	0x0	SDIO1 AHB clock disable.
			When HIGH, disable clock
		RW 0x0	hclk_sdio0_gate_en
4	RW		SDIO0 AHB clock disable.
			When HIGH, disable clock
*	RW		hclk_sdmmc_gate_en
3		0x0	SDMMC AHB clock disable.
			When HIGH, disable clock
			hclk_gps_gate_en
2	RW	0x0	GPS hclk clock disable.
			When HIGH, disable clock
			pclk_gmac_gate_en
1	RW	0x0	GMAC pclk clock disable.
			When HIGH, disable clock

Bit	Attr	Reset Value	Description
			aclk_gmac_gate_en
0	RW	0x0	GMAC aclk clock disable.
			When HIGH, disable clock

CRU_CLKGATE9_CON

Address: Operational Base + offset (0x0184)

Internal clock gating control register9

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:2	RO	0x0	reserved
			hclk_video_clock_en
1	RW	0x0	VIDEO AHB clock disable.
			When HIGH, disable clock
			aclk_video_gate_en
0	RW	0x0	VIDEO AXI clock disable.
			When HIGH, disable clock

CRU_CLKGATE10_CON

Address: Operational Base + offset (0x0188)

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15	RW	0×0	pclk_publ0_gate_en DDR0 PUBL apb clock disable When HIGH, disable clock
14	RW	0×0	pclk_ddrupctl0_gate_en DDRUPCTL0 apb clock disable When HIGH, disable clock
13	RW	0×0	aclk_strc_sys_gate_en aclk_strc_sys (CPU Structure system) clock disable. When HIGH, disable clock
12	RW	0×0	aclk_dmac_bus_gate_en DMAC_BUS aclk clock disable. When HIGH, disable clock

Bit	Attr	Reset Value	Description
			hclk_spdif_8ch_gate_en
11	RW	0x0	hclk_spdif_8ch clock disable.
			When HIGH, disable clock
			hclk_spdif_gate_en
10	RW	0x0	hclk_spdif clock disable.
			When HIGH, disable clock
			hclk_rom_gate_en
9	RW	0x0	hclk_rom clock disable.
			When HIGH, disable clock
			hclk_i2s_8ch_gate_en
8	RW	0x0	hclk_i2s_8ch AHB clock disable.
			When HIGH, disable clock
			clk_intmem2_gate_en
7	RW	0x0	intmem2 clock disable.
			When HIGH, disable clock
			clk_intmem1_gate_en
6	RW	0x0	intmem1 clock disable.
			When HIGH, disable clock
			clk_intmem0_gate_en
5	RW	0x0	intmem0 clock disable.
			When HIGH, disable clock
			aclk_intmem_gate_en
4	RW	0x0	intmem axi clock disable.
			When HIGH, disable clock
			pclk_i2c1_gate_en
3	RW	0x0	pclk_i2c1 disable.
		107	When HIGH, disable clock
			pclk_i2c0_gate_en
2	RW	0x0	pclk_i2c0 disable.
			When HIGH, disable clock
		Y C	pclk_timer_gate_en
1	RW	0x0	pclk_timer disable.
			When HIGH, disable clock
			pclk_pwm_gate_en
0	RW	0x0	pclk_pwm disable.
			When HIGH, disable clock

CRU_CLKGATE11_CON

Address: Operational Base + offset (0x018c) Internal clock gating control register11

Bit	Attr	Reset Value	Description
-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	14/0	0000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:12	RO	0x0	reserved
			pclk_rkpwm_gate_en
11	RW	0x0	pclk_rkpwm disable.
			When HIGH, disable clock
			pclk_efuse_256_gate_en
10	RW	0x0	EFUSE256 APB clock disable.
			When HIGH, disable clock
			pclk_uart_dbg_gate_en
9	RW	0x0	UART_DBG APB clock disable.
			When HIGH, disable clock
	RW	0×0	aclk_ccp_gate_en
8			CCP aclk clock disable.
			When HIGH, disable clock
			hclk_crypto_gate_en
7	RW	0x0	CRYPTO sclk clock disable.
			When HIGH, disable clock
			aclk_crypto_gate_en
6	RW	0x0	CRYPTO mclk clock disable.
			When HIGH, disable clock
		4	nclk_ddrupctl1_gate_en
5	RW	0x0	DDR Controller PHY clock disable.
		C Y	When HIGH, disable clock
			nclk_ddrupctl0_gate_en
4	RW	0x0	DDR Controller PHY clock disable.
		Y' C	When HIGH, disable clock
			pclk_tzpc_gate_en
3	RW	0x0	TZPC APB clock disable.
			When HIGH, disable clock
		•	pclk_efuse_1024_gate_en
2	RW	0x0	EFUSE1024 APB clock disable.
			When HIGH, disable clock
	RW		pclk_publ1_gate_en
1		0×0	DDR1 PUBL apb clock disable
			When HIGH, disable clock
			pclk_ddrupctl1_gate_en
0	RW	0x0	DDRUPCTL1 apb clock disable
			When HIGH, disable clock

Address: Operational Base + offset (0x0190) Internal clock gating control register12

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
24.46	W/O	0.000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:12	RO	0x0	reserved
			pclk_core_niu_gate_en
11	RW	0x0	core NIU APB bus clock disable.
			When HIGH, disable clock
			cs_dbg_clk_gate_en
10	RW	0x0	coresight debug clock disable.
			When HIGH, disable clock
			dbg_core_clk_gate_en
9	RW	0x0	core debug clock disable.
			When HIGH, disable clock
			dbg_src_clk_gate_en
8	RW	0x0	Debug source clock disable.
			When HIGH, disable clock
			atclk_core_gate_en
7	RW	0×0	core ATB bus clock disable.
			When HIGH, disable clock
			aclk_mp_gate_en
6	RW	0x0	core MP AXI bus clock disable.
		A 0	When HIGH, disable clock
			aclk_core_m0_gate_en
5	RW	0x0	CORE m0 AXI bus clock disable.
		10	When HIGH, disable clock
			l2_ram_clk_gate_en
4	RW	0x0	L2 RAM clock disable.
			When HIGH, disable clock
1			core3_clk_gate_en
3	RW	0x0	core3 clock disable.
			When HIGH, disable clock
			core2_clk_gate_en
2	RW	0x0	core2 clock disable.
			When HIGH, disable clock
1			coer1_clk_gate_en
	RW	0x0	core1 clock disable.
			When HIGH, disable clock
			core0_clk_gate_en
0	RW	0x0	core0 clock disable.
i			When HIGH, disable clock

CRU_CLKGATE13_CON

Address: Operational Base + offset (0x0194)

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	WO	0.4000	When every bit HIGH, enable the writing
31:16	WO	0×0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			clk_hevc_core_gate_en
1 5	DVV	0.40	HEVC CORE clock disable.
15	RW	0x0	When HIGH, disable clock
			clk_hevc_cabac_gate_en
1.4	DVA	00	HEVC cabac clock disable.
14	RW	0x0	When HIGH, disable clock
			aclk_hevc_gate_en
12	DVV	0.40	HEVC AXI clock disable.
13	RW	0x0	When HIGH, disable clock
			clk_wifi_gate_en
1.0	DVA	00	wifi/gps/bt 3in1 16.384M clock disable.
12	RW	0x0	When HIGH, disable clock
			clk_lcdc_pwm1_gate_en
11	RW	0x0	lcdc_pwm1 clock disable.
		7	When HIGH, disable clock
		1 ()	clk_lcdc_pwm0_gate_en
10	RW	0x0	lcdc_pwm0 clock disable.
		Y' C	When HIGH, disable clock
			clk_hsic_12m_gate_en
9	RW	0x0	HSIC 12MHz clock disable.
			When HIGH, disable clock
			clk_c2c_host_gate_en
8	RW	0x0	C2C HOST clock disable.
			When HIGH, disable clock
			clk_otg_adp_gate_en
7	RW	0x0	OTG adp clock disable.
			When HIGH, disable clock
			clk_otgphy2_gate_en
6	RW	0x0	OTGPHY2 clock(clk_otgphy2) disable.
			When HIGH, disable clock

Bit	Attr	Reset Value	Description
			clk_otgphy1_gate_en
5	RW	0x0	OTGPHY1 clock(clk_otgphy1) disable.
			When HIGH, disable clock
			clk_otgphy0_gate_en
4	RW	0x0	OTGPHY0 clock(clk_otgphy0) disable.
			When HIGH, disable clock
			clk_emmc_src_gate_en
3	RW	0x0	EMMC source clock disable.
			When HIGH, disable clock
			clk_sdio1_src_gate_en
2	RW	0x0	SDIO1 source clock disable.
			When HIGH, disable clock
			clk_sdio0_src_gate_en
1	RW	0x0	SDIO0 source clock disable.
			When HIGH, disable clock
			clk_mmc0_src_gate_en
0	RW	0x0	SDMMC0 source clock disable.
			When HIGH, disable clock

CRU_CLKGATE14_CON

Address: Operational Base + offset (0x0198) Internal clock gating control register14

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:13	RO	0x0	reserved
		Y	pclk_alive_niu_gate_en
12	RW	0x0	ALIVE_NIU pclk disable
			When HIGH, disable clock
	~		pclk_grf_gate_en
11	RW	0x0	GRF pclk disable
			When HIGH, disable clock
10:9	RO	0x0	reserved
			pclk_gpio8_gate_en
8	RW	0x0	GPIO8 pclk disable
			When HIGH, disable clock
			pclk_gpio7_gate_en
7	RW	0x0	GPIO7 pclk disable
			When HIGH, disable clock

Bit	Attr	Reset Value	Description
			pclk_gpio6_gate_en
6	RW	0x0	GPIO6 pclk disable
			When HIGH, disable clock
			pclk_gpio5_gate_en
5	RW	0x0	GPIO5 pclk disable
			When HIGH, disable clock
			pclk_gpio4_gate_en
4	RW	0x0	GPIO4 pclk disable
			When HIGH, disable clock
			pclk_gpio3_gate_en
3	RW	0x0	GPIO3 pclk disable
			When HIGH, disable clock
			pclk_gpio2_gate_en
2	RW	0x0	GPIO2 pclk disable
			When HIGH, disable clock
			pclk_gpio1_gate_en
1	RW	0x0	GPIO1 pclk disable
			When HIGH, disable clock
0	RO	0x0	reserved

CRU_CLKGATE15_CON

Address: Operational Base + offset (0x019c) Internal clock gating control register15

Bit	Attr	Reset Value	Description
	71001	• . <	write_mask
31:16	WO	0×0000	write mask. When every bit HIGH, enable the writing corresponding bit
			When every bit LOW, don't care the writing corresponding bit
15	RW	0x0	hclk_vip_gate_en VIP hclk disable
			When HIGH, disable clock
	(aclk_vip_gate_en
14	RW	0x0	VIP aclk disable
			When HIGH, disable clock
			aclk_vio2_noc_gate_en
13	RW	0x0	VIO2_NOC aclk disable
			When HIGH, disable clock
			aclk_vio1_noc_gate_en
12	RW	0x0	VIO1_NOC aclk disable
			When HIGH, disable clock
			aclk_vio0_noc_gate_en
11	RW	0x0	VIO0_NOC aclk disable
			When HIGH, disable clock

Bit	Attr	Reset Value	Description
			hclk_vio_noc_gate_en
10	RW	0x0	VIO_NOC hclk disable
			When HIGH, disable clock
			hclk_vio_ahb_arbi_gate_en
9	RW	0x0	VIO_AHB_ARBI hclk disable
			When HIGH, disable clock
			hclk_lcdc1_gate_en
8	RW	0x0	LCDC1 hclk disable
			When HIGH, disable clock
			aclk_lcdc1_gate_en
7	RW	0x0	LCDC1 aclk disable
			When HIGH, disable clock
			hclk_lcdc0_gate_en
6	RW	0x0	LCDC0 hclk disable
			When HIGH, disable clock
			aclk_lcdc0_gate_en
5	RW	0x0	LCDC0 aclk disable
			When HIGH, disable clock
			aclk_lcdc_iep_gate_en
4	RW	0x0	LCDC_IEP aclk disable
			When HIGH, disable clock
			hclk_iep_gate_en
3	RW	0x0	IEP hclk disable
			When HIGH, disable clock
			aclk_iep_gate_en
2	RW	0x0	IEP aclk disable
		107	When HIGH, disable clock
		C	hclk_rga_gate_en
1	RW	0x0	RGA hclk disable
		1	When HIGH, disable clock
		Y' C	aclk_rga_gate_en
0	RW	0x0	RGA aclk disable
			When HIGH, disable clock

CRU_CLKGATE16_CON

Address: Operational Base + offset (0x01a0) Internal clock gating control register16

0x0

Bit Attr Reset Value Description

write_mask
write mask.
When every bit HIGH, enable the writing corresponding bit
When every bit LOW, don't care the writing

reserved

corresponding bit

RO

15:12

Bit	Attr	Reset Value	Description
			pclk_vio2_h2p_gate_en
11	RW	0x0	VIO2_H2P pclk disable
			When HIGH, disable clock
			hclk_vio2_h2p_gate_en
10	RW	0x0	VIO2_H2P hclk disable
			When HIGH, disable clock
			pclk_hdmi_ctrl_gate_en
9	RW	0x0	HDMI_CTRL pclk disable
			When HIGH, disable clock
			pclk_edp_ctrl_gate_en
8	RW	0x0	EDP_CTRL pclk disable
			When HIGH, disable clock
			pclk_lvds_phy_gate_en
7	RW	0x0	LVDS_PHY pclk disable
			When HIGH, disable clock
			pclk_mipi_csi_gate_en
6	RW	0x0	MIPI_CSI pclk disable
			When HIGH, disable clock
			pclk_mipi_dsi1_gate_en
5	RW	0x0	MIPI_DSI1 pclk disable
			When HIGH, disable clock
			pclk_mipi_dsi0_gate_en
4	RW	0x0	MIPI_DSI0 pclk disable
			When HIGH, disable clock
			pclkin_isp_gate_en
3	RW	0x0	ISP pclkin disable
			When HIGH, disable clock
			aclk_isp_gate_en
2	RW	0x0	ISP aclk disable
			When HIGH, disable clock
		Y C	hclk_isp_gate_en
1	RW	0x0	ISP hclk disable
			When HIGH, disable clock
1			pclkin_vip_gate_en
0	RW	0x0	VIP pclkin disable
*			When HIGH, disable clock

CRU_CLKGATE17_CON

Address: Operational Base + offset (0x01a4)

Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0x0000	When every bit HIGH, enable the writing
31.10	VVO	0.0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:5	RO	0x0	reserved
			pclk_gpio0_gate_en
4	RW	0x0	GPIO0 pclk disable
			When HIGH, disable clock
			pclk_sgrf_gate_en
3	RW	0x0	SGRF pclk disable
			When HIGH, disable clock
			pclk_pmu_noc_gate_en
2	RW	0x0	PMU_NOC pclk disable
			When HIGH, disable clock
			pclk_intmem1_gate_en
1	RW	0x0	INTMEM1 pclk disable
			When HIGH, disable clock
			pclk_pmu_gate_en
0	RW	0x0	PMU pclk disable
			When HIGH, disable clock

CRU_CLKGATE18_CON

Address: Operational Base + offset (0x01a8) Internal clock gating control register18

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	wo	0x0000	When every bit HIGH, enable the writing
31:16	WO		corresponding bit
			When every bit LOW, don't care the writing
		/ /	corresponding bit
15:1	RO	0x0	reserved
-		-	aclk_gpu_gate_en
0	RW	0x0	GPU aclk disable
			When HIGH, disable clock

CRU_GLB_SRST_FST_VALUE

Address: Operational Base + offset (0x01b0) The first global software reset config value

Bit	Attr	Reset Value	Description
31:16	RO	0x0	reserved

Bit	Attr	Reset Value	Description
		0×0000	glb_srst_fst_value
15.0	DW		The first global software reset config value
15:0	RW		If config 0xfdb9, it will generate first global
			software reset.

CRU_GLB_SRST_SND_VALUE

Address: Operational Base + offset (0x01b4) The second global software reset config value

Bit	Attr	Reset Value	Description
31:16	RO	0x0	reserved
15:0	RW	0×0000	glb_srst_snd_value The second global software reset config value If config 0xeca8, it will generate second global software reset.

CRU_SOFTRSTO_CON

Address: Operational Base + offset (0x01b8) Internal software reset control register0

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0×0000	When every bit HIGH, enable the writing
31:10	IVVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			core3_dbg_srstn_req
15	RW	0x0	Core3 CPU debug software reset request.
		C	When HIGH, reset relative logic
	A .	1 0	core2_dbg_srstn_req
14	RW	0x0	Core2 CPU debug software reset request.
		Y C	When HIGH, reset relative logic
			core1_dbg_srstn_req
13	RW	0x0	Core1 CPU debug software reset request.
	~	, in the second	When HIGH, reset relative logic
7			core0_dbg_srstn_req
12	RW	0x0	Core0 CPU debug software reset request.
			When HIGH, reset relative logic
			topdbg_srstn_req
11	RW	0x0	CPU top debug software reset request.
			When HIGH, reset relative logic
			I2c_srstn_req
10	RW	0x0	L2 controller software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			pd_bus_str_sys_asrstn_req
9	RW	0x0	PD BUS NOC AXI software reset request.
			When HIGH, reset relative logic
			pd_core_str_sys_asrstn_req
8	RW	0x0	PD CORE NOC AXI software reset request.
			When HIGH, reset relative logic
			core3_po_srstn_req
7	RW	0x0	Core3 CPU PO software reset request.
			When HIGH, reset relative logic
			core2_po_srstn_req
6	RW	0x0	Core2 CPU PO software reset request.
			When HIGH, reset relative logic
			core1_po_srstn_req
5	RW	0x0	Core1 CPU PO software reset request.
			When HIGH, reset relative logic
			core0_po_srstn_req
4	R/WSC	0x0	Core0 CPU PO software reset request.
			When HIGH, reset relative logic
			core3_srstn_req
3	RW	0x0	Core3 CPU software reset request.
			When HIGH, reset relative logic
			core2_srstn_req
2	RW	0x0	Core2 CPU software reset request.
			When HIGH, reset relative logic
			core1_srstn_req
1	RW	0x0	Core1 CPU software reset request.
		40}	When HIGH, reset relative logic
			core0_srstn_req
0	R/WSC	0x0	Core0 CPU software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST1_CON

Address: Operational Base + offset (0x01bc)
Internal software reset control register1

Bit	Attr	Reset Value	Description
31:16	wo	0x0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit
			When every bit LOW, don't care the writing corresponding bit
15	RW	0x0	efuse_psrstn_req EFUSE APB software reset request. When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			timer5_srstn_req
14	RW	0x0	Timer5 software reset request.
			When HIGH, reset relative logic
			timer4_srstn_req
13	RW	0x0	Timer4 software reset request.
			When HIGH, reset relative logic
			timer3_srstn_req
12	RW	0x0	Timer3 software reset request.
			When HIGH, reset relative logic
			timer2_srstn_req
11	RW	0x0	Timer2 software reset request.
			When HIGH, reset relative logic
			timer1_srstn_req
10	RW	0x0	Timer1 software reset request.
			When HIGH, reset relative logic
			timer0 srstn req
9	RW	0x0	Timer0 software reset request.
			When HIGH, reset relative logic
			spdif_srstn_req
8	RW	0x0	SPDIF software reset request.
			When HIGH, reset relative logic
			i2s srstn_req
7	RW	0x0	I2S software reset request.
			When HIGH, reset relative logic
			timer_psrstn_req
6	RW	0x0	Timer APB software reset request.
			When HIGH, reset relative logic
		7	spdif_8ch_srstn_req
5	RW	0×0	SPDIF 8ch software reset request.
			When HIGH, reset relative logic
			rom_srstn_req
4	RW	0x0	ROM software reset request.
			When HIGH, reset relative logic
1			intmem_srstn_req
3	RW	0×0	Internal memory software reset request.
			When HIGH, reset relative logic
			dma1_srstn_req
2	RW	0×0	DMA1 software reset request.
_	INVV		When HIGH, reset relative logic
			efuse_256bit_psrstn_req
1	RW	0×0	256bit EFUSE APB software reset request.
1	I VV	0.00	When HIGH, reset relative logic
			I vinen mon, reser relative logic

Bit	Attr	Reset Value	Description
		0×0	pd_bus_ahb_arbitor_srstn_req
	RW		pd_bus ahb arbitor software reset request.
0			pd_cpu AHB arbitor reset control
			When HIGH, reset relative logic

CRU_SOFTRST2_CON

Address: Operational Base + offset (0x01c0) Internal software reset control register2

Bit	Attr	Reset Value	Description
			write mask
			write mask.
			When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			i2c5_srstn_req
15	RW	0x0	I2C5 software reset request.
13	IXVV	0.00	When HIGH, reset relative logic
			i2c4_srstn_req
14	RW	0x0	I2C4_sistii_req
14	IX V V	0.00	When HIGH, reset relative logic
			i2c3_srstn_req
13	RW	0x0	I2C3_sistii_req I2C3 software reset request.
13	KVV	UXU	When HIGH, reset relative logic
10	DW	0.40	i2c2_srstn_req
12	RW	0x0	I2C2 software reset request.
		7/1/7	When HIGH, reset relative logic
4.4			i2c1_srstn_req
11	RW	0x0	I2C1 software reset request.
		7	When HIGH, reset relative logic
4.0	5144		i2c0_srstn_req
10	RW	0x0	12C0 software reset request.
			When HIGH, reset relative logic
9	RO	0x0	reserved
7			gpio8_srstn_req
8	RW	0x0	GPIO8 software reset request.
			When HIGH, reset relative logic
			gpio7_srstn_req
7	RW	0x0	GPIO7 software reset request.
			When HIGH, reset relative logic
			gpio6_srstn_req
6	RW	0x0	GPIO6 software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			gpio5_srstn_req
5	RW	0x0	GPIO5 software reset request.
			When HIGH, reset relative logic
			gpio4_srstn_req
4	RW	0x0	GPIO4 software reset request.
			When HIGH, reset relative logic
			gpio3_srstn_req
3	RW	0x0	GPIO3 software reset request.
			When HIGH, reset relative logic
			gpio2_srstn_req
2	RW	0x0	GPIO2 software reset request.
			When HIGH, reset relative logic
			gpio1_srstn_req
1	RW	0x0	GPIO1 software reset request.
			When HIGH, reset relative logic
			gpio0_srstn_req
0	RW	0x0	GPIO0 software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST3_CON

Address: Operational Base + offset (0x01c4) Internal software reset control register3

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
51.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			usb_peri_srstn_req
15	RW	0x0	USB PERIPH software reset request.
			When HIGH, reset relative logic
			emem_peri_srstn_req
14	RW	0x0	EMEM ahb bus software reset request.
		*	When HIGH, reset relative logic
			pd_peri_ahb_arbitor_srstn_req
			pd_peri ahb arbitor software reset request.
13	RW	0x0	cypro, nandc, hsic, otg, uhost AHB arbitor
			reset control
			When HIGH, reset relative logic
			periph_niu_srstn_req
12	RW	0x0	PERIPH NIU software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			periphsys_psrstn_req
11	RW		PERIPH APB software reset request.
	KVV	0x0	pd_peri bus matrix apb softreset
			When HIGH, reset relative logic
			periphsys_hsrstn_req
10	DW	0.40	PERIPH AHB software reset request.
10	RW	0x0	pd_peri bus matrix ahb softreset
			When HIGH, reset relative logic
			periphsys_asrstn_req
0	RW	0.40	PERIPH AXI software reset request.
9	KVV	0x0	pd_peri bus matrix axi softreset
			When HIGH, reset relative logic
			pmu_srstn_req
8	RW	0x0	PMU software reset request.
			When HIGH, reset relative logic
			grf_srstn_req
7	RW	0x0	GRF software reset request.
			When HIGH, reset relative logic
			pmu_psrstn_req
6	RW	0x0	PMU APB bus software reset request.
			When HIGH, reset relative logic
			tpiu_atsrstn_req
5	RW	0x0	TPIU ATB software reset request.
			When HIGH, reset relative logic
			dap_sys_srstn_req
4	RW	0x0	DAP system software reset request.
		40	When HIGH, reset relative logic
			dap_srstn_req
3	RW	0x0	DAP software reset request.
			When HIGH, reset relative logic
			periph_mmu_srstn_req
2	RW	0x0	PERIPH MMU software reset request.
			When HIGH, reset relative logic
1			mmc_peri_srstn_req
	DVA	00	pd_peri mmc AHB bus software reset request.
1	RW	0x0	emmc, sdio, sdmmc AHB arbitor reset control
			When HIGH, reset relative logic
			dw_pwm_srstn_req
0	RW	0x0	DW_PWM software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST4_CON

Address: Operational Base + offset (0x01c8) Internal software reset control register4

	Bit	Attr	Reset Value	Description
--	-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	\\\\C	0000	When every bit HIGH, enable the writing
31:16	WO	0×0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			nandc1_srstn_req
14	RW	0x0	NANDC1 software reset request.
			When HIGH, reset relative logic
			nandc0_srstn_req
13	RW	0x0	NANDC0 software reset request.
			When HIGH, reset relative logic
			hsadc_srstn_req
12	RW	0x0	HSADC software reset request.
			When HIGH, reset relative logic
			hsicphy_srstn_req
11	RW	0x0	HSICPHY software reset request.
			When HIGH, reset relative logic
			hsic_aux_srstn_req
10	RW	0x0	HSIC AUX AHB software reset request.
			When HIGH, reset relative logic
			hsic_srstn_req
9	RW	0x0	HSIC AHB software reset request.
			When HIGH, reset relative logic
		A	usb_host0_srstn_req
8	RW	0x0	USB HOST0 AHB software reset request.
			When HIGH, reset relative logic
	A	1 U'.	ccp_srstn_req
7	RW	0x0	CCP software reset request.
		<i>Y C</i>	When HIGH, reset relative logic
6	RO	0x0	reserved
			rk_pwm_srstn_req
5	RW	0x0	RK_PWM software reset request.
		*	When HIGH, reset relative logic
4	RO	0x0	reserved
			gps_srstn_req
3	RW	0x0	GPS software reset request.
			When HIGH, reset relative logic
			mac_srstn_req
2	RW	0x0	MAC software reset request.
			When HIGH, reset relative logic
1	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			dma2_srstn_req
0	RW	0x0	DMA2 software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST5_CON

Address: Operational Base + offset (0x01cc) Internal software reset control register5

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	WO	0×0000	When every bit HIGH, enable the writing
31:16	WO	UXUUUU	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:12	RO	0x0	reserved
			security_grf_psrstn_req
11	RW	0x0	security GRF APB software reset request.
			When HIGH, reset relative logic
			pd_pmu_niu_psrstn_req
10	RW	0x0	pd_pmu niu APB software reset request.
			When HIGH, reset relative logic
			pd_pmu_intmem_psrstn_req
9	RW	0×0	pd_pmu internal memory apb software reset
		0.00	request.
			When HIGH, reset relative logic
			pd_alive_niu_psrstn_req
8	RW	0x0	pd_alive niu APB software reset request.
			When HIGH, reset relative logic
	A.	10'	saradc_srstn_req
7	RW	0x0	SARADC software reset request.
		<i>Y C</i>	When HIGH, reset relative logic
6	RO	0x0	reserved
			spi2_srstn_req
5	RW	0x0	SPI2 software reset request.
		*	When HIGH, reset relative logic
			spi1_srstn_req
4	RW	0x0	SPI1 software reset request.
			When HIGH, reset relative logic
			spi0_srstn_req
3	RW	0x0	SPI0 software reset request.
			When HIGH, reset relative logic
2:1	RO	0x0	reserved
			tzpc_srstn_req
0	RW	0x0	TZPC software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST6_CON

Address: Operational Base + offset (0x01d0) Internal software reset control register6

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	WO	0.0000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			edp_srstn_req
15	RW	0x0	eDP software reset request.
			When HIGH, reset relative logic
			isp_srstn_req
14	RW	0x0	ISP software reset request.
			When HIGH, reset relative logic
			rga_hsrstn_req
13	RW	0x0	RGA AHB software reset request.
			When HIGH, reset relative logic
			rga_asrstn_req
12	RW	0x0	RGA AXI software reset request.
			When HIGH, reset relative logic
			iep_hsrstn_req
11	RW	0x0	IEP AHB software reset request.
			When HIGH, reset relative logic
		A 1	iep_asrstn_req
10	RW	0x0	IEP AXI software reset request.
			When HIGH, reset relative logic
			rga_core_srstn_req
9	RW	0x0	RGA func software reset request.
		Y' C	When HIGH, reset relative logic
			vip_srstn_req
8	RW	0×0	VIP software reset request.
		OXO	IEP ISP VOP's NIU software reset.
			When HIGH, reset relative logic
			vio1_niu_asrstn_req
7	RW	0×0	VIO1 NIU AXI software reset request.
		0.00	IEP ISP VOP's NIU software reset.
			When HIGH, reset relative logic
		0x0	lcdc0_dsrstn_req
6	RW		LCDC0 DCLK software reset request.
			When HIGH, reset relative logic
			lcdc0_hsrstn_req
5	RW	0x0	LCDC0 AHB software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
4	RW	0x0	lcdc0_asrstn_req LCDC0 AXI software reset request.
			When HIGH, reset relative logic
3	RW	0×0	vio_niu_hsrstn_req VIO NIU AHB software reset request.
			When HIGH, reset relative logic
2	RW	0×0	vio0_niu_asrstn_req VIO0 NIU AXI software reset request. IEP ISP VOP's NIU software reset.
			When HIGH, reset relative logic
1	RW	0×0	rga_niu_asrstn_req RGA NIU AXI software reset request. IEP ISP VOP's NIU software reset. When HIGH, reset relative logic
0	RW	0×0	vio_arbi_hsrstn_req VIO arbitor AHB software reset request. When HIGH, reset relative logic

CRU_SOFTRST7_CON

Address: Operational Base + offset (0x01d4) Internal software reset control register7

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	***	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:14	RO	0x0	reserved
			gpu_pvtm_srstn_req
13	RW	0x0	gpu pvtm software reset request.
			When HIGH, reset relative logic
	\bigcirc		core_pvtm_srstn_req
12	RW	0x0	core pvtm software reset request.
			When HIGH, reset relative logic
11:10	RO	0x0	reserved
			hdmi_srstn_req
9	RW	0x0	HDMI software reset request.
			When HIGH, reset relative logic
			gpu_srstn_req
8	RW	0x0	GPU core software reset request.
			When HIGH, reset relative logic
			lvds_con_srstn_req
7	RW	0x0	LVDS controller software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			lvds_phy_psrstn_req
6	RW	0x0	LVDS PHY APB software reset request.
			When HIGH, reset relative logic
			mipicsi_psrstn_req
5	RW	0x0	MIPi CSI APB software reset request.
			When HIGH, reset relative logic
			mipidsi1_psrstn_req
4	RW	0x0	MIPi DSI1 APB software reset request.
			When HIGH, reset relative logic
			mipidsi0_psrstn_req
3	RW	0x0	MIPi DSI0 APB software reset request.
			When HIGH, reset relative logic
			vio_h2p_hsrstn_req
2	RW	0×0	VIO ahb to apb bridge AHB software reset
2	KVV	UXU	request.
			When HIGH, reset relative logic
			vcodec_hsrstn_req
1	RW	0x0	VCODEC AHB software reset request.
			When HIGH, reset relative logic
			vcodec_asrstn_req
0	RW	0x0	VCODEC AXI software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST8_CON

Address: Operational Base + offset (0x01d8) Internal software reset control register8

Bit	Attr	Reset Value	Description
			write_mask
	A	1 U'.	write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
		•	acc_efuse_srstn_req
14	RW	0x0	acc efuse software reset request.
			When HIGH, reset relative logic
			usb_adp_srstn_req
13	RW	0x0	OTG adp clock software reset request.
			When HIGH, reset relative logic
			usbhost1c_srstn_req
12	RW	0x0	USBHOST1 controller software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			usbhost1phy_srstn_req
11	RW	0x0	USBHOST1 PHY software reset request.
			When HIGH, reset relative logic
			usbhost1_hsrstn_req
10	RW	0x0	USBHOST1 AHB BUS software reset request.
			When HIGH, reset relative logic
			usbhost0c_srstn_req
9	RW	0x0	USBHOST0 controller software reset request.
			When HIGH, reset relative logic
			usbhost0phy_srstn_req
8	RW	0x0	USBHOST0 PHY software reset request.
			When HIGH, reset relative logic
			usbhost0_hsrstn_req
7	RW	0x0	USBHOSTO AHB BUS software reset request.
			When HIGH, reset relative logic
			usbotgc_srstn_req
6	RW	0x0	USBOTG controller software reset request.
			When HIGH, reset relative logic
			usbotgphy_srstn_req
5	RW	0x0	USBOTG PHY software reset request.
			When HIGH, reset relative logic
			usbotg_hsrstn_req
4	RW	0x0	USBOTG AHB BUS software reset request.
			When HIGH, reset relative logic
			emmc_srstn_req
3	RW	0x0	EMMC software reset request.
		107	When HIGH, reset relative logic
			sdio1_srstn_req
2	RW	0x0	SDIO1 software reset request.
			When HIGH, reset relative logic
		Y' C	sdio0_srstn_req
1	RW	0x0	SDIO0 software reset request.
			When HIGH, reset relative logic
			mmc0_srstn_req
0	RW	0x0	SDMMC0 software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST9_CON

Address: Operational Base + offset (0x01dc) Internal software reset control register9

Bit Attr Reset Value Description
--

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
24.46	1440	0.000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			tsadc_psrstn_req
15	RW	0x0	TSADC APB software reset request.
			When HIGH, reset relative logic
14:11	RO	0x0	reserved
			hevc_srstn_req
10	RW	0x0	HEVC software reset request.
			When HIGH, reset relative logic
			rga_h2p_brg_srstn_req
	DW	00	RGA AHB to APB bridge software reset
9	RW	0x0	request.
			When HIGH, reset relative logic
			vio1_h2p_brg_srstn_req
	DW	0.40	VIO1 AHB to APB bridge software reset
8	RW	0x0	request.
			When HIGH, reset relative logic
			vio0_h2p_brg_srstn_req
7	RW	0.40	VIO0 AHB to APB bridge software reset
7	KVV	0x0	request.
			When HIGH, reset relative logic
			lcdcpwm1_srstn_req
6	RW	0x0	lcdc_pwm1 software reset request.
			When HIGH, reset relative logic
			lcdcpwm0_srstn_req
5	RW	0x0	lcdc_pwm0 software reset request.
		Y C	When HIGH, reset relative logic
			gic_srstn_req
4	RW	0x0	GIC software reset request.
			When HIGH, reset relative logic
			pd_core_mp_axi_srstn_req
3	RW	0x0	pd_croe periph axi software reset request.
			When HIGH, reset relative logic
			pd_core_apb_noc_srstn_req
2	RW	0x0	pd_core APB software reset request.
			When HIGH, reset relative logic
			pd_core_ahb_noc_srstn_req
1	RW	0x0	PD_CORE AHB software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			coresight_srstn_req
0	RW	0x0	coresight software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST10_CON

Address: Operational Base + offset (0x01e0) Internal software reset control register10

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
21.16	14/0	0000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			c2c_host_srstn_req
15	RW	0x0	c2c host clk domain software reset request.
l			When HIGH, reset relative logic
			crypto_srstn_req
	DW	00	crypto working clk domain software reset
14	RW	0x0	request.
			When HIGH, reset relative logic
13:12	RO	0x0	reserved
1			ddrmsch1_srstn_req
11	RW	0x0	DDR1 memory scheduler software reset
11	KVV		request.
			When HIGH, reset relative logic
		0×0	ddrmsch0_srstn_req
10	RW		DDR0 memory scheduler software reset
10	KVV	UXU	request.
			When HIGH, reset relative logic
		Y C	ddrphy1_ctl_srstn_req
9	RW	0x0	DDR1 PUB software reset request.
			When HIGH, reset relative logic
			ddrctrl1_psrstn_req
8	RW	0x0	DDR controller1 APB software reset request.
			When HIGH, reset relative logic
			ddrctrl1_srstn_req
7	RW	0x0	DDR controller1 software reset request.
			When HIGH, reset relative logic
6			ddrphy1_psrstn_req
	RW	0x0	DDR PHY1 APB software reset request.
			When HIGH, reset relative logic
			ddrphy1_srstn_req
5	RW	0x0	DDR PHY1 software reset request.
			When HIGH, reset relative logic

Bit	Attr	Reset Value	Description
			ddrphy0_ctl_srstn_req
4	RW	0x0	DDR0 PUB software reset request.
			When HIGH, reset relative logic
			ddrctrl0_psrstn_req
3	RW	0x0	DDR controller0 APB software reset request.
			When HIGH, reset relative logic
			ddrctrl0_srstn_req
2	RW	0x0	DDR controller0 software reset request.
			When HIGH, reset relative logic
			ddrphy0_psrstn_req
1	RW	0x0	DDR PHY0 APB software reset request.
			When HIGH, reset relative logic
			ddrphy0_srstn_req
0	RW	0x0	DDR PHY0 software reset request.
			When HIGH, reset relative logic

CRU_SOFTRST11_CON

Address: Operational Base + offset (0x01e4) Internal software reset control register11

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	WO	0x0000	When every bit HIGH, enable the writing
31:16	IVVO	00000	corresponding bit
		• 6	When every bit LOW, don't care the writing
		A	corresponding bit
			tsp_27m_srstn_req
15	RW	0x0	TSP 27M lock domain software reset request.
			When HIGH, reset relative logic
			tsp_clkin1_srstn_req
14	RW	0x0	TSP clockin1 software reset request.
			When HIGH, reset relative logic
	RW	0x0	tsp_clkin0_srstn_req
13			TSP clockin 0 software reset request.
			When HIGH, reset relative logic
			tsp_srstn_req
12	RW	0x0	tsp software reset request.
			When HIGH, reset relative logic
			ps2c_srstn_req
11	RW	0x0	ps2 controlor software reset request.
			When HIGH, reset relative logic
			simc_srstn_req
10	RW	0x0	cim card controlor software reset request.
			When HIGH, reset relative logic
9:8	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			uart4_srstn_req
7	RW	0x0	UART4 software reset request.
			When HIGH, reset relative logic
			uart3_srstn_req
6	RW	0x0	UART3 software reset request.
			When HIGH, reset relative logic
			uart2_srstn_req
5	RW	0x0	UART2 software reset request.
			When HIGH, reset relative logic
			uart1_srstn_req
4	RW	0x0	UART1 software reset request.
			When HIGH, reset relative logic
			uart0_srstn_req
3	RW	0x0	UARTO software reset request.
			When HIGH, reset relative logic
			lcdc1_dsrstn_req
2	RW	0x0	LCDC1 DCLK software reset request.
			When HIGH, reset relative logic
			lcdc1_hsrstn_req
1	RW	0x0	LCDC1 AHB software reset request.
			When HIGH, reset relative logic
			lcdc1_asrstn_req
0	RW	0x0	LCDC1 AXI software reset request.
			When HIGH, reset relative logic

CRU_MISC_CON
Address: Operational Base + offset (0x01e8)

SCU control register

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:12	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			testclk_sel
			Output clock selection for test
			4'b0000: aclk_periph
			4'b0001: clk_core
			4'b0010: aclk_vio0
			4'b0011: clk_ddrphy
			4'b0100: aclk_vcodec
	RW		4'b0101: aclk_gpu
11:8		0x0	4'b0110: clk_rga_core
11.0			4'b0111: aclk_cpu
			4'b1000: 24MHz
			4'b1001: 27MHz
			4'b1010: 32KHz
			4'b1011: clk_wifi(16.368MHz)
			4'b1100: dclk_lcdc0
			4'b1101: dclk_lcdc1
			4'b1110: clk_isp_jpeg
			4'b1111: clk_isp
7:0	RO	0x0	reserved

CRU_GLB_CNT_TH

Address: Operational Base + offset (0x01ec)

global reset wait counter threshold

Bit	Attr	Reset Value	Description
31:10	RO	0x0	reserved
		A 1	glb_rst_cnt_th
9:0	RW	0x064	Global soft reset counter threshold
		A . Y	*. \

CRU_GLB_RST_CON

Address: Operational Base + offset (0x01f0)

global reset trigger select

Bit	Attr	Reset Value	Description
31:4	RO	0x0	reserved
Y		•	pmu_glb_srst_ctrl
			pmu reset by global soft reset select
3:2	RW	0×0	2'b00: pmu reset by first global soft reset
			2'b01: pmu reset by second global soft reset
			2'b10: pmu not reset by any global soft reset
			wdt_glb_srst_ctrl
1	RW	0x0	watch_dog trigger global soft reset select
			1'b0: watch_dog trigger second global reset
			1'b1: watch_dog trigger first global reset

Bit	Attr	Reset Value	Description
	RW	0×0	tsadc_glb_srst_ctrl
0			TSADC trigger global soft reset select
			1'b0: tsadc trigger second global reset
			1'b1: tsadc trigger first global reset

CRU_GLB_RST_ST

Address: Operational Base + offset (0x01f8)

global reset status

Bit	Attr	Reset Value	Description
31:6	RO	0x0	reserved
5	W1C	0x0	snd_glb_wdt_rst_st second global watch_dog triggered reset flag 1'b0: last hot reset is not second global watch_dog triggered reset 1'b1: last hot reset is second global watch_dog triggered reset
4	W1C	0x0	fst_glb_wdt_rst_st first global watch_dog triggered reset flag 1'b0: last hot reset is not first global watch_dog triggered reset 1'b1: last hot reset is first global watch_dog triggered reset
3	W1C	0x0	snd_glb_tsadc_rst_st second global TSADC triggered reset flag 1'b0: last hot reset is not second global TSADC triggered reset 1'b1: last hot reset is second global TSADC triggered reset
2	W1C	0x0	fst_glb_tsadc_rst_st first global TSADC triggered reset flag 1'b0: last hot reset is not first global TSADC triggered reset 1'b1: last hot reset is first global TSADC triggered reset
1	W1C	0x0	snd_glb_rst_st second global rst flag 1'b0: last hot reset is not second global rst 1'b1: last hot reset is second global rst
0	W1C	0x0	fst_glb_rst_st first global rst flag 1'b0: last hot reset is not first global rst 1'b1: last hot reset is first global rst

CRU_SDMMC_CON0*

Address: Operational Base + offset (0x0200)

sdmmc control0

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:12	RO	0x0	reserved
			sdmmc_drv_sel
11	WO	0x0	sdmmc drive select
			sdmmc drive select
			sdmmc_drv_delaynum
10:3	WO	0x00	sdmmc drive delay number
			sdmmc drive delay number
			sdmmc_drv_degree
2:1	WO	0x1	sdmmc drive degree
			sdmmc drive degree
			sdmmc_init_state
0	WO	0x0	sdmmc initial state
			sdmmc initial state

CRU_SDMMC_CON1*

Address: Operational Base + offset (0x0204)

sdmmc control1

Bit	Attr	Reset Value	Description
		*^^	write_mask
		40}	write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:11	RO	0x0	reserved
			sdmmc_sample_sel
10	WO	0x0	sdmmc sample select
			sdmmc sample select
			sdmmc_sample_delaynum
9:2	WO	0x00	sdmmc sample delay number
			sdmmc sample delay number
			sdmmc_sample_degree
1:0	wo	0x0	sdmmc sample degree
			sdmmc sample degree

CRU_SDIO0_CON0*

Address: Operational Base + offset (0x0208)

sdio0 control0

Bit	Attr	Reset Value	Description
			write_mask
			write mask.
31:16	wo	0x0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:12	RO	0x0	reserved
			sdio0_drv_sel
11	WO	0x0	sdio0 drive select
			sdio0 drive select
			sdio0_drv_delaynum
10:3	WO	0x00	sdio0 drive delay number
			sdio0 drive delay number
			sdio0_drv_degree
2:1	WO	0x1	sdio0 drive degree
			sdio0 drive degree
			sdio0_init_state
0	WO	0x0	sdio0 initial state
			sdio0 initial state

CRU_SDIOO_CON1*

Address: Operational Base + offset (0x020c)

sdio0 control1

Bit	Attr	Reset Value	Description	
	2 1 3 3 1	• (write_mask	
			write mask.	
31:16	wo	0×0000	When every bit HIGH, enable the writing	
31.10	VVO	0.0000	corresponding bit	
			When every bit LOW, don't care the writing	
			corresponding bit	
15:11	RO	0x0	reserved	
			sdio0_sample_sel	
10	WO	0x0	sdio0 sample select	
	_		sdio0 sample select	
		•	sdio0_sample_delaynum	
9:2	WO	0x00	sdio0 sample delay number	
			sdio0 sample delay number	
sdio0_sample_			sdio0_sample_degree	
1:0	WO	0×0	sdio0 sample degree	
			sdio0 sample degree	

CRU_SDIO1_CON0*

Address: Operational Base + offset (0x0210)

sdio1 control0

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
		0×0000	write_mask
			write mask.
31:16	wo		When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:12	RO	0x0	reserved
			sdio1_drv_sel
11	WO	0x0	sdio1 drive select
			sdio1 drive select
			sdio1_drv_delaynum
10:3	WO	0x00	sdio1 drive delay number
			sdio1 drive delay number
			sdio1_drv_degree
2:1	WO	0x1	sdio1 drive degree
			sdio1 drive degree
			sdio1_init_state
0	WO	0x0	sdio1 initial state
			sdio1 initial state

CRU_SDIO1_CON1*

Address: Operational Base + offset (0x0214)

sdio1 control1

Bit	Attr	Reset Value	Description
		• ^ <	write_mask write mask.
31:16	wo	0×0000	When every bit HIGH, enable the writing corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:11	RO	0x0	reserved
			sdio1_sample_sel
10	WO	0x0	sdio1 sample select
			sdio1 sample select
		sdio1_sample_delaynum	
9:2	WO	0x00	sdio1 sample delay number
			sdio1 sample delay number
sdio1_sample_degree		sdio1_sample_degree	
1:0	WO	0x0	sdio1 sample degree
			sdio1 sample degree

CRU_EMMC_CON0*

Address: Operational Base + offset (0x0218)

emmc control0

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
		0×0000	write_mask
			write mask.
31:16	wo		When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:12	RO	0x0	reserved
			emmc_drv_sel
11	WO	0x0	emmc drive select
			emmc drive select
			emmc_drv_delaynum
10:3	WO	0x00	emmc drive delay number
			emmc drive delay number
			emmc_drv_degree
2:1	WO	0x1	emmc drive degree
			emmc drive degree
			emmc_init_state
0	WO	0x0	emmc initial state
			emmc initial state

CRU_EMMC_CON1*

Address: Operational Base + offset (0x021c)

emmc control1

Bit	Attr	Reset Value	Description	
31:16	WO	0×0000	write_mask write mask. When every bit HIGH, enable the writing corresponding bit	
			When every bit LOW, don't care the writing corresponding bit	
15:11	RO	0x0	reserved	
10	wo	0x0	emmc_sample_sel emmc sample select emmc sample select	
9:2	WO	0x00	emmc_sample_delaynum emmc sample delay number emmc sample delay number	
1:0	WO	0×0	emmc_sample_degree emmc sample degree emmc sample degree	

^{*}Notes: CRU_SDMMC_CON0/1, CRU_SDIO1_CON0/1, CRU_SDIO0_CON0/1, CRU_EMMC_CON0/1, detail description please refer to chapter15 Mobile Storage Host Controller 15.6.10.

3.8 Timing Diagram

Power on reset timing is shown as follow:




Fig. 3-8 Chip Power On Reset Timing Diagram

Npor is hardware reset signal from out-chip and power-off mode wakeup reset from PMU, which is filtered glitch to obtain signal sysrstn. To make PLLs work normally, the power down signal (pllpd) must be high when reset, and maintains high for more then 1us when sysrstn de-active. Then PLL reset signals (pllrstn) are asserted for about 10.6us, and PLLs start to lock when pllrstn de-assert, and consume about 1330us to lock. So the system will wait about 1330us, then de-active reset signal chiprstn. The signal chiprstn is used to generate output clocks in CRU. After CRU start output clocks, the system waits again for 256 cycles (10.7us) to de-active signal rstn_pre, which is used to generate power on reset of all IP.

3.9 Application Notes

3.9.1 PLL usage

A. PLL output frequency configuration

The output frequency Fout is related to the input frequency Fin by:

Fout =
$$((Fin /NR) * NF) / NO$$

Fout is clock output of PLL, and Fin is clock input of PLL from external oscillators (24MHz). Another, other factors such as NF, NR, NO can be configured by programming CRU_APLL_CONi, CRU_DPLL_CONi, CRU_CPLL_CONi and CRU_GPLL_CONi registers (i=0,1,2), and their value will affect Fout as follows.

(1) CLKR: A 6-bit bus that selects the values 1-64 for the reference divider (NR)

/4 pgm 000011

/8 pgm 000111

(2) CLKF: A 13-bit bus that selects the values 1-4096 for the PLL multiplication factor (NF)

```
NF = CLKF[12:0] + 1
Example:
    X1    pgm 000000000000
    X2 pgm 000000000001
```

X4096 pgm 0111111111111

(3) CLKOD: A 4-bit bus that selects the value1,2-16(even only) for the PLL post VCO divider (NO)

(4) BWADJ: A 12-bit bus that selects the values 1-4096 for the bandwidth divider (NB)

```
NB = BWADJ[11:0] + 1
Example:
    /1    pgm 000000000000
    /4    pgm 00000000011
    /8    pgm 000000000111
```

The recommended setting of NB: NB = NF / 2.

B. PLL frequency range requirement

If different CLKR, CLKF and CLKOD configuration value cause internal out of range, unpredicted result will be caused.

```
Fin value range requirement: 269kHz - 2200MHz
Fref = Fin/NR value range requirement: 269kHz - 2200MHz
Fvco = (Fin/NR)*NF value range requirement: 440MHz - 2200MHz
Fout = ((Fin/NR)*NF)/NO value range requirement: 27.5MHz - 2200MHz
```

C. PLL setting consideration

Optimization of the PLL settings for jitter < +/- 2.5% of the output period/sq rt(NO) require running the VCO at maximum frequency and dividing down using the NO divider to get the required Fout, i.e. maximum NO.

Optimization for minimum power (Fvco/1100MHz * 3.3 mA) requires setting the VCO frequency at the minimum frequency and using the lowest NO setting.

These two values, minimum jitter or minimum power will determine your choice of settings.

A larger value of input divider NR gives a longer lock time, and higher long term as well as period jitter. It is better to use a lower value of NR where possible.

3.9.2 PLL frequency change method

When the PLL settings are changed, it has to reset PLL by programming registers CRU_APLL_CON3, CRU_DPLL_CON3, CRU_CPLL_CON3, CRU_GPLL_CON3, CRU_NPLL_CON3, and reserve at least 5us after valid settings, referring to the following figure.




Fig. 3-9 PLL setting change timing

Before set some factors such as NR/NF/NO/BS to change PLL output frequency, you must change chip from normal to slow mode by programming CRU_MODE_CON. Then until PLL is lock state by checking GRF_SOC_STATUS0[8:5] register, or after delay about (NR * 500) / Fin, you can change PLL into normal mode.

3.9.3 Fractional divider usage

To get specific frequency, clocks of I2S, SPDIF, UART, HSADC can be generated by fractional divider. Generally you must set that denominator is 20 times larger than numerator to generate precise clock frequency. So the fractional divider applies only to generate low frequency clock like I2S, UART and HSADC.

All the fractional divider has auto-gating control. When fractional divider is not selected, the divider clock is gated. So fractional divider must be selected before changing configuration.

3.9.4 Global software reset

Two global software resets are designed in this chip, you can program CRU_GLB_SRST_FST_VALUE[15:0] as 0xfdb9 to assert the first global software reset glb_srstn_1 and program CRU_GLB_SRST_SND_VALUE[15:0] as 0xeca8 to assert the second global software reset glb_srstn_2. These two software resets are self-deasserted by hardware.

TSADC, WDT and PMU also can trigger glb_srstn_1 or glb_srstn_2.

CRU_GLB_RST_CON controls which global soft-reset will be triggered.

After global reset, the reset trigger source can be check in CRU_GLB_RST_ST.

glb_srstn_1 resets almost all chip logic except PMU_SYS_REG0~3, which can be used to store something when reset.

glb srstn 2 resets almost all chip logic except PMU SYS REG0~3, GRF and GPIOs.

3.9.5 Pre-shift for test

Pre-shift registers is designed in this chip for flexible test.

The key configuration registers can be shifted with a initial value in testmode. The pre-shift registers including 191 bit pre_shift_test_reg.

The following table describes the pre-shift registers of the design.

Name	Bit number	Default value	Description
armpll_clkr	pre_shift_test_reg[5:0]	6'd0	armpll clkr control

armpll_clkf	pre_shift_test_reg[18:6]	13'd199	armpll_clkf control
armpll_bwadj	pre_shift_test_reg[30:19]	12'd49	armpll_bwadj
			control
armpll_clkod	pre_shift_test_reg[35:31]	5'd1	armpll_clkod
			control
ddrpll_clkr	pre_shift_test_reg[41:36]	6'd1	ddrpll_clkr control
ddrpll_clkf	pre_shift_test_reg[54:42]	13'd99	ddrpll_clkf control
ddrpll_bwadj	pre_shift_test_reg[66:55]	12'd49	ddrpll_bwadj
			control
ddrpll_clkod	pre_shift_test_reg[71:67]	5'd5	ddrpll_clkod control
codecpll_clkr	pre_shift_test_reg[77:72]	6'd1	codecpll_clkr
			control
codecpll_clkf	pre_shift_test_reg[90:78]	13'd99	codecpll_clkf control
codecpll_bwad	pre_shift_test_reg[102:91]	12'd49	codecpll_bwadj
j	. – – – 5:		control
codecpll_clkod	pre_shift_test_reg[107:103]	5'd5	codecpll_clkod
			control
generalpll_clkr	pre_shift_test_reg[113:108]	6'd1	generalpll_clkr
			control
generalpll_clkf	pre_shift_test_reg[126:114]	13'd99	generalpll_clkf
			control
generalpll_bwa	pre_shift_test_reg[138:127]	12'd49	generalpll_bwadj
<u>dj</u>			control
generalpll_clko	pre_shift_test_reg[143:139]	5'd5	generalpll_clkod
<u>d</u>			control
newpll_clkr	pre_shift_test_reg[149:144]	6'd1	newpll_clkr control
newpll_clkf	pre_shift_test_reg[162:150]	13'd99	newpll_clkf control
newpll_bwadj	pre_shift_test_reg[174:163]	12'd49	newpll_bwadj
	1.0 1 1 5170 1751	EL LE	control
newpll_clkod	pre_shift_test_reg[179:175]	5'd5	newpll_clkod
tastalli sal		21.40	control
testclk_sel	pre_shift_test_reg[182:180]	3'd0	testclk_out select in
		2144	testmode
aclk_core_m_	pre_shift_test_reg[185:183]	3'd1	Aclk_m divider
div_con			configuration in testmode
Io cr	pre_shift_test_reg[186]	1'd1	IO slew rate
Io_sr io_drive	pre_shift_test_reg[188:187]	2'b10	IO drive
io_urive	pre_silit_test_reg[100.167]	Z D10	configuration
Io_vsel	pre shift test reg[189]	1'd0	IO voltage select
Io_smt	pre shift test reg[190]	1'd0	IO smt control
10_21110	pre_sriirt_test_reg[130]	I UU	TO SHIL COHOLOI

Pre-shift relative controls IO are as follow.

Name	IO	description
Pre_shift_datain	IO_UART3GPSsout_GPSsig_H SADCT1data1_GPIO30gpio7b 0	Pre-shift data in
Pre_shift_en	IO_UART3GPSctsn_GPSrfclk_ GPST1clk_GPIO30gpio7b1	Pre-shift enable
Pre_shift_clk	IO_UART3GPSrtsn_USBdrvvb us0_GPIO30gpio7b2	Pre-shift clock
Pre-shift_default _select	IO_USBdrvvbus1_EDPhotplug _GPIO30gpio7b3	1'b0: pre_shift use default value; 1'b1: pre_shift use shift in value;

Pre-shift_select	IO_ISPshutteren_SPI1clk_GP IO30gpio7b4	1'b0: disable, testmode do not use pre-shift config value; use internal 6 configs.
		1'b1: enable, testmode use pre-shift config value;

