Chapter 28 RGA2

28.1 Overview

RGA is a separate 2D raster graphic acceleration unit. It accelerates 2D graphics operations, such as point/line drawing, image scaling, rotation, BitBLT, alpha blending and image blur/sharpness.

28.1.1 Features

Data format

- Input data: ARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422
- Output data: ARGB/RGB888/RGB565/RGB4444/RGB5551/YUV420/YUV422
- Pixel Format conversion, BT.601/BT.709
- Dither operation
- Max resolution: 8192x8192 source, 4096x4096 destination

Scaling

- Down-scaling: Average filter
- Up-scaling: Bi-cubic filter(source>2048 would use Bi-linear)
- Arbitrary non-integer scaling ratio, from 1/16 to 16

Rotation

- 0, 90, 180, 270 degree rotation
- x-mirror, y-mirror & rotation operation

BitBLT

- Block transfer
- Color palette/Color fill, support with alpha
- Transparency mode (color keying/stencil test, specified value/value range)
- Two source BitBLT:
- A+B=B only BitBLT, not support scale/rotate mode
- A+B=C second source (B) has same attribute with (C) plus rotation function

Alpha Blending

- New comprehensive per-pixel alpha(color/alpha channel separately)
- Fading

Raster operation

■ ROP2/ROP3/ROP4

MMU

- 4k/64k page size
- Four channel: SRC/SRC1/DST/CMD, individual base address and enable control bit
- TLB pre-fetch

28.2 Block Diagram




Fig. 28-2 RGA2 in SOC

28.3 Function Description

28.3.1 Data Format




Fig. 28-3 RGA Input Data Format


All input datas (defined by SRC_IN_FMT/DST_IN_FMT) are converted to ABGR8888. The results are converted to the output data format (defined by DST_OUT_FMT).

28.3.2 Dithering

There could have dithering operation for source image when the source image format is not RGB565 and the destination format is RGB565.


The down-dithering is done using Dither Allegro.

Clip effect (low quality)




RGB565(clip) **RGB888**


Dithering effect (better quality)



RGB888 RGB565(dithering) Fig. 28-4 RGA Dither effect

28.3.3 Alpha mode





28.3.4 Color fill

Two modes of color fill can be done by RGA: solid fill and gradient fill.




Fig. 28-5 RGA Gradient Fill

Gradient fill using following equations for ARGB calculation of every pixel in different coordinary.

```
A_cur = (A_start + x*x_A_gradient) +y*y_A_gradient;

R_cur = (R_start + x*x_R_gradient) +y*y_R_gradient;

G_cur = (G_start + x*x_G_gradient) +y*y_G_gradient;

B_cur = (B_start + x*x_B_gradient) +y*y_B_gradient;
```

A_start, R_start, G_start, B_start is the ARGB value of start point. There are four pairs of values for horizontal and vertical gradient. Saturation operation could be enabled or disabled if the color overflows 255 or underflows 0.

28.3.5 Raster Operation (ROP)

Raster operation (ROP) is a Boolean operation between operands, which involve AND, OR, XOR, and NOT operations. For ROP2, operands are P (select pan) and D (Destination bitmap). For ROP3, operands are P (pattern), S (source bitmap) and D (Destination bitmap). For ROP4, operands are P (pattern), S (source bitmap), D (Destination bitmap) and MASK.

Table 20-1 KGA KOP boolean operatio		
Operator	Meaning	
а	Bitwise AND	
n	Bitwise NOT (inverse)	
О	Bitwise OR	
x	Bitwise exclusive OR (XOR)	

Table 28-1 RGA ROP Boolean operations

28.3.6 Scaling

The scaling operation is the imageresizing processing of source image. Scaling is done base on ARGB8888 format.

There are three sampling modes: scale down (Average); scale up(Bi-cubic);

28.4 Register description

28.4.1 Register Summary

Name	Offset	Size	Reset Value	Description
RGA2_RGA_SYS_CT RL	0x0000	W	0x00000004	RGA system control register
RGA2_RGA_CMD_CT RL	0x0004	W	0x00000000	RGA command control register
RGA2_RGA_CMD_BA SE	0x0008	W	0x12345678	RGA command codes base address register
RGA2_RGA_STATUS	0x000c	W	0x0000000	RGA status register
RGA2_RGA_INT	0x0010	W	0x0000000	RGA interrupt register
RGA2_RGA_MMU_CT RL0	0x0014	W	0x00000000	RGA MMU control 0 register
RGA2_RGA_MMU_C MD_BASE	0x0018	W	0×00000000	Register0000 Abstract

Name	Offset	Size	Reset Value	Description
RGA2_RGA_MODE_C TRL	0x0100	W	0×00000000	RGA mode control register
RGA2_RGA_SRC_INF O	0x0104	W	0x00000000	RGA source information register
RGA2_RGA_SRC_BA SE0	0x0108	W	0x00000000	source image Y/RGB base address
RGA2_RGA_SRC_BA SE1	0x010c	W	0x00000000	RGA source image Cb/Cbr base address register
RGA2_RGA_SRC_BA SE2	0x0110	W	0x00000000	RGA source image Cr base address register
RGA2_RGA_SRC_BA SE3	0x0114	W	0x00000000	RGA source image 1 base address register
RGA2_RGA_SRC_VIR _INFO	0x0118	W	0x00000000	RGA source image virtual stride / RGA source image tile number
RGA2_RGA_SRC_AC T_INFO	0x011c	W	0×00000000	RGA source image active width/height register
RGA2_RGA_SRC_X_ FACTOR	0x0120	W	0x00000000	RGA source image horizontal scaling factor
RGA2_RGA_SRC_Y_F ACTOR	0x0124	w	0x00000000	RGA source image vertical scaling factor
RGA2_RGA_SRC_BG _COLOR	0x0128	W	0x00000000	RGA source image background color
RGA2_RGA_SRC_FG _COLOR	0x012c	W	0x00000000	RGA source image foreground color
RGA2_RGA_CP_GR_A	0x0130	W	0x00000000	RGA source image transparency color min value
RGA2_RGA_SRC_TR _COLOR0	0x0130	W	0x00000000	RGA source image transparency color min value
RGA2_RGA_CP_GR_ B	0x0134	W	0×00000000	RGA source image transparency color max value
RGA2_RGA_SRC_TR _COLOR1	0x0134	W	0x00000000	Register0000 Abstract
RGA2_RGA_DST_INF O	0x0138	W	0x00000000	RGA destination format register
RGA2_RGA_DST_BA SE0	0x013c	W	0x00000000	RGA destination image base address 0 register
RGA2_RGA_DST_BA SE1	0x0140	W	0x00000000	RGA destination image base address 1 register
RGA2_RGA_DST_BA SE2	0x0144	W	0×00000000	RGA destination image base address 2 register
RGA2_RGA_DST_VIR _INFO	0x0148	W	0x00000000	RGA destination image virtual width/height register

Name	Offset	Size	Reset Value	Description
RGA2_RGA_DST_AC T_INFO	0x014c	W	0×00000000	RGA destination image active width/height register
RGA2_RGA_ALPHA_ CTRL0	0x0150	W	0×00000000	Alpha control register 0
RGA2_RGA_ALPHA_ CTRL1	0x0154	W	0×00000000	Register0000 Abstract
RGA2_RGA_FADING _CTRL	0x0158	W	0×00000000	Fading control register
RGA2_RGA_PAT_CO N	0x015c	W	0x00000000	Pattern size/offset register
RGA2_RGA_CP_GR_ G	0x0160	W	0x00000000	RGA color gradient fill step register (color fill mode)
RGA2_RGA_ROP_CO N0	0x0160	W	0x00000000	ROP code 0 control register
RGA2_RGA_CP_GR_ R	0x0164	W	0x00000000	RGA color gradient fill step register (color fill mode)
RGA2_RGA_ROP_CO N1	0x0164	W	0x00000000	ROP code 1 control register
RGA2_RGA_MASK_B ASE	0x0168	W	0x0000000	RGA mask base address register
RGA2_RGA_MMU_CT RL1	0x016c	W	0x00000000	RGA MMU control register 1
RGA2_RGA_MMU_SR C_BASE	0x0170	W	0x00000000	RGA source MMU TLB base address
RGA2_RGA_MMU_SR C1_BASE	0x0174	W	0x00000000	RGA source1 MMU TLB base address
RGA2_RGA_MMU_DS T_BASE	0x0178	W	0x00000000	RGA destination MMU TLB base address
RGA2_RGA_MMU_EL S_BASE	0x017c	W	0x00000000	RGA ELSE MMU TLB base address

Notes: <u>Size</u>: **B** - Byte (8 bits) access, **HW** - Half WORD (16 bits) access, **W** -WORD (32 bits) access

28.4.2 Detail Register Description

RGA2_RGA_SYS_CTRL

Address: Operational Base + offset (0x0000)

RGA system control register

Bit	Attr	Reset Value	Description
31:6	RO	0x0	reserved
			sw_auto_rst
5 RW	10x0	it would auto-resetn after one frame finish.	
		0: disable	
		1: enable	

Bit	Attr	Reset Value	Description
			sw_cclk_sreset_p
4	RW	0×0	RGA core clk domain Soft reset, write '1' to
4	KVV	UXU	this would reset the RGA engine except config
			registers.
			sw_aclk_sreset_p
3	wo	0×0	RGA aclk domain Soft reset, write '1' to this
3	WO	UXU	would reset the RGA engine except config
			registers.
		0x1	sw_auto_ckg
2	wo		RGA auto clock gating enable bit
2	WO		0: disable
			1: enable
			sw_cmd_mode
1	WO	/O 0×0	RGA command mode
1	WO		0: slave mode
			1: master mode
			sw_cmd_op_st_p
0	WO	WO 0x0	RGA operation start bit
			Only used in passive (slave) control mode

RGA2_RGA_CMD_CTRL

Address: Operational Base + offset (0x0004)

RGA command control register

Ommanu		·	
Bit	Attr	Reset Value	Description
31:13	RO	0x0	reserved
12:3	RW	0×000	sw_cmd_incr_num
12.5	KVV	0000	RGA command increment number
			sw_cmd_stop
			RGA command stop mode
2	WO	0x0	Command execution would stop after the
			current graphic operation finish if set this bit
			to 1
		0x0	sw_cmd_incr_valid_p
			RGA command increment valid (Auto cleared)
1	WO		When setting this bit,
1	WO	0.00	1. The total cmd number would increase by
			the RGA_INCR_CMD_NUM.
			2. RGA would continue running if idle.
			sw_cmd_line_st_p
		RW 0x0	RGA command line fetch start (command line
0	RW		reset) (Auto cleared)
			When fetch start, the total cmd number would
			reset to RGA_INCR_CMD_NUM.

RGA2_RGA_CMD_BASE

Address: Operational Base + offset (0x0008) RGA command codes base address register

Bit	Attr	Reset Value	Description
31:0	RW	0x12345678	sw_cmd_base RGA command codes base address

RGA2_RGA_STATUS

Address: Operational Base + offset (0x000c)

RGA status register

Bit	Attr	Reset Value	Description
31:20	21.20 00	0×000	sw_cmd_total_num
31.20	RO	00000	RGA command total number
19:8	D.O.	0,000	sw_cmd_cur_num
19:0	19:8 RO	0x000	RGA command current number
7.1	7:1 RW	0x00	Reserved
/:1			Reserved
			sw_rga_sta
		() ()x()	RGA engine status
0 RO	RO		0: idle
			1: working

RGA2_RGA_INT

Address: Operational Base + offset (0x0010)

RGA interrupt register

Bit	Attr	Reset Value	Description
31:11	RO	0x0	reserved
10	RW	0x0	sw_intr_af_e
		7	All command finished interrupt enable
9	RW	0x0	sw_intr_mmu_e
			MMU interrupt enable
8	RW	0x0	sw_intr_err_e
O	IXVV	UXU	Error interrupt enable
7	WO 0x0	0.40	sw_intr_cf_clr
7	WO	0x0	Current command finished interrupt clear
C	WO		sw_intr_af_clr
6	WO	0x0	All command finished interrupt clear
_	WO	0.40	sw_intr_mmu_clr
5	WO	0x0	MMU interrupt clear
4	WO		sw_intr_err_clr
4	WO	0×0	Error interrupt clear
3	RO	00	sw_intr_cf
	RO 0x0	UXU	Current command finished interrupt flag
2		0.0	sw_intr_af
	RO	0×0	All command finished interrupt flag

Bit	Attr	Reset Value	Description
4	RO 0x0	00	sw_intr_mmu
1		MMU interrupt	
0	D.O.	00	sw_intr_err
0 RO	0x0	Error interrupt flag	

RGA2_RGA_MMU_CTRL0

Address: Operational Base + offset (0x0014)

RGA MMU control 0 register

Bit	Attr	Reset Value	Description
31:11	RW	0x000000	Reserved
10:9	RW	0x0	sw_els_ch_priority
8:7	RW	0x0	sw_dst_ch_priority
6:5	RW	0x0	sw_src1_ch_priority
4:3	RW	0x0	sw_src_ch_priority
			sw_cmd_mmu_flush
2	RW	0x0	RGA CMD channel MMU TLB flush:
			Set 1 to this bit to flush MMU TLB, auto clear
		0x0	sw_cmd_mmu_en
1	DW		RGA CMD channel MMU enable
	KVV		0: disable
			1: enable
			sw_mmu_page_size
0	RW	0.40	RGA MMU Page table size
U RW	KVV		0: 4KB page
			1: 64KB page

RGA2_RGA_MMU_CMD_BASE

Address: Operational Base + offset (0x0018)

Register0000 Abstract

Bit	Attr	Reset Value	Description
31:28	RO	0x0	reserved
27:0	RW	10×0000000	sw_mmu_cmd_base RGA command MMU TLB base address (word)

RGA2_RGA_MODE_CTRL

Address: Operational Base + offset (0x0100)

RGA mode control register

Bit	Attr	Reset Value	Description
31:8	RW	0x000000	Reserved
7 R	RW	0x0	sw_intr_cf_e
	KVV		Current command finished interrupt enable
	RW	0x0	sw_gradient_sat
6			Gradient saturation calculation mode
			0:clip
			1:not-clip

Bit	Attr	Reset Value	Description
			sw_alpha_zero_key
			ARGB888 alpha zero key mode
			0x000000 would be changed to
5	RW	0x0	0x000100(RGB888)/0x0020(RGB565)for
			ARGB888 to RGBX/RGB565 color key
			0: disable
			1: enable
			sw_cf_rop4_pat
4	RW	0x0	Color fill/ROP4 pattern
-	I V V		0: solid color
			1: pattern color
	RW	0x0	sw_bb_mode
3			Bitblt mode
			0: SRC + DST => DST
			1: SRC + SRC1 => DST
		0×0	sw_render_mode
			RGA 2D render mode
2:0	RW		000: Bitblt
	IXVV		001: Color palette
			010: Rectangle fill
			011: Update palette LUT/pattern ram

RGA2_RGA_SRC_INFO

Address: Operational Base + offset (0x0104)

RGA source information register

Bit	Attr	Reset Value	Description
31:26	RW	0x00	Reserved
			sw_bic_coe_sel
			SRC bicubic scaling coefficient select
25:24	RW	0×0	00: CATROM
23.24	KW	UXU	01: MITCHELL
			10: HERMITE
			11: B-SPLINE
)	0×0	sw_src_dither_up
23	RW		SRC dither up enable
23	IK VV		0:disable
			1:enable
	RW	0x0	sw_src_trans_e
			Source transparency enable bits
22:19			[3]: A value stencil test enable bit
22.13			[2]: B value stencil test enable bit
			[1]: G value stencil test enable bit
			[0]: R value stencil test enable bit

Bit	Attr	Reset Value	Description
			sw_src_trans_mode
10			Source transparency mode
18	RW	0x0	0: normal stencil test (color key)
			1: inverted stencil test
			sw_src_vscl_mode
			SRC vertical scaling mode
17:16	RW	0x0	00: no scaling
			01: down-scaling
			10: up-scaling
			sw_src_hscl_mode
			SRC horizontal scaling mode
15:14	RW	0x0	00: no scaling
			01: down-scaling
			10: up-scaling
			sw_src_mir_mode
			SRC mirror mode
13:12	RW	0×0	00: no mirror
13.12	KVV	UXU	01: x mirror
			10: y mirror
			11: x mirror + y mirror
			sw_src_rot_mode
			SRC rotation mode
11:10	RW	0×0	00: 0 degree
11.10	IXVV	0.00	01: 90 degree
			10: 180 degree
		• 1	11: 270 degree
			sw_src_csc_mode
		0×0	Source bitmap YUV2RGB conversion mode
9:8	RW		00: BT.601-range0
			01: BT.601-range1
			10: BT.709-range0
			11: BT.709-range1
			sw_cp_endian
7	RW	0x0	Source Color palette endian swap
		•	0: big endian
			1: little endian
			sw_src_uvswap
6	RW	0x0	Source Cb-Cr swap
			0: CrCb
			1: CbCr
		0×0	sw_src_alpha_swap
5	RW		Source bitmap data alpha swap
			0: ABGR
			1: BGRA

Bit	Attr	Reset Value	Description
			sw_src_rbswap
4	RW	0×0	Source bitmap data RB swap
4	IK VV	UXU	0: BGR
			1: RGB
			sw_src_fmt
			Source bitmap data format
			0000: ABGR888
			0001: XBGR888
			0010: BGR packed
			0100: RGB565
3:0			0101: ARGB1555
	RW	0×0	0110: ARGB4444
5.0	IXVV		1000: YUV422SP
			1001: YUV422P
			1010: YUV420SP
			1011: YUV420P
			1100: 1BPP (color palette)
			1101: 2BPP (color palette)
			1110: 4BPP (color palette)
			1111: 8BPP (color palette)

RGA2_RGA_SRC_BASE0

Address: Operational Base + offset (0x0108)

source image Y/RGB base address

Bit	Attr	Reset Value	Description
31:0	RW	10x00000000	sw_src_base0 source image Y/RGB base address

RGA2_RGA_SRC_BASE1

Address: Operational Base + offset (0x010c) RGA source image Cb/Cbr base address register

Bit	Attr	Reset Value	Description
		/ /	sw_src_base1
			source image Cb base address
31:0	RW	0x00000000	(YUV422/420-P)
			source image Cb/Cr base address
			(YU,V422/420-SP)

RGA2_RGA_SRC_BASE2

Address: Operational Base + offset (0x0110) RGA source image Cr base address register

Bit	Attr	Reset Value	Description
31:1	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			sw_src_base2
0	RW	0x0	source image Cr base address
			(YUV422/420-P)

RGA2_RGA_SRC_BASE3

Address: Operational Base + offset (0x0114) RGA source image 1 base address register

Bit	Attr	Reset Value	Description
31:1	RO	0x0	reserved
			sw_src_base3
0	RW	0x0	source image 1 RGB base address
			(source bitblt mode1)

RGA2_RGA_SRC_VIR_INFO

Address: Operational Base + offset (0x0118)

RGA source image virtual stride / RGA source image tile number

Bit	Attr	Reset Value	Description
31:26	RW	0x00	Reserved
25:16	RW	0x000	sw_mask_vir_stride mask image virtual stride (words)
15	RW	0x0	Reserved
14:0	RW	0x0000	sw_src_act_width source image active width count from 1

RGA2_RGA_SRC_ACT_INFO

Address: Operational Base + offset (0x011c) RGA source image active width/height register

Bit	Attr	Reset Value	Description
31:29	RW	0x0	Reserved2
28:16	RW	10X0000	sw_src_act_height
20.10	KW		source image active height
15:13	RW	0x0	Reserved1
12:0	RW	0×0000	sw_src_act_width
12.0	I VV	00000	source image active width

RGA2_RGA_SRC_X_FACTOR

Address: Operational Base + offset (0x0120) RGA source image horizontal scaling factor

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	sw_src_hsp_factor
			Source image horizontal up-scaling factor
			=(DST_ACT_WIDTH/SRC_ACT_WIDTH) *
			65536

Bit	Attr	Reset Value	Description
15:0	RW	0×0000	sw_src_hsd_factor
			Source image horizontal down-scaling factor
			=(SRC_ACT_WIDTH/DST_ACT_WIDTH) *
			65536

RGA2_RGA_SRC_Y_FACTOR

Address: Operational Base + offset (0x0124) RGA source image vertical scaling factor

Bit	Attr	Reset Value	Description
			sw_src_vsp_factor
21.16	DVV	0000	Source image vertical up-scaling factor
31:16	RW	0x0000	(DST_ACT_HEIGHT/SRC_ACT_HEIGHT) *
			65536
			sw_src_vsd_factor
15:0	RW	0×0000	Source image vertical down-scaling factor
	KVV		(SRC_ACT_HEIGHT/DST_ACT_HEIGHT) *
			65536

RGA2_RGA_SRC_BG_COLOR

Address: Operational Base + offset (0x0128)

RGA source image background color

Bit	Attr	Reset Value	Description
			sw_src_bg_color
31:0	RW	0x00000000	Source image background color
			("0" bit color for mono expansion.)

RGA2_RGA_SRC_FG_COLOR

Address: Operational Base + offset (0x012c)

RGA source image foreground color

Bit	Attr	Reset Value	Description
		7 C	sw_src_fg_color
			Source image foreground color
31:0	RW	0x00000000	Source image foreground color
	~		("1" bit color for mono expansion.)
			Color fill color, Pan color

RGA2_RGA_CP_GR_A

Address: Operational Base + offset (0x0130) RGA source image transparency color min value

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	sw_gradient_y_a Y gradient value of Alpha (signed 8.8)
15:0	RW	0x0000	sw_gradient_x_a X gradient value of Alpha (signed 8.8)

RGA2_RGA_SRC_TR_COLOR0

Address: Operational Base + offset (0x0130) RGA source image transparency color min value

Bit	Attr	Reset Value	Description
31:24	RW	0x00	sw_src_trans_amin
31.24	KW		source image transparency color A min value
23:16	RW	0x00	sw_src_trans_bmin
23:10			source image transparency color B min value
15.0	RW	0.400	sw_src_trans_gmin
15:8	KW	0x00	source image transparency color G min value
7:0	RW	/ 0x00	sw_src_trans_rmin
			source image transparency color R min value

RGA2_RGA_CP_GR_B

Address: Operational Base + offset (0x0134) RGA source image transparency color max value

Bit	Attr	Reset Value	Description
31:16	RW	1/1///////	sw_gradient_y_b Y gradient value of Blue (signed 8.8)
15:0	RW	1()X()()()	sw_gradient_x_b X gradient value of Blue (signed 8.8)

RGA2_RGA_SRC_TR_COLOR1

Address: Operational Base + offset (0x0134)

Register0000 Abstract

Bit	Attr	Reset Value	Description
21.24	RW	0.00	sw_src_trans_amax
31:24	KVV	0x00	source image transparency color A max value
22.46	DW	0x00	sw_src_trans_bmax
23:16	RW		source image transparency color B max value
15.0	DW	0x00	sw_src_trans_gmax
15:8	RW		source image transparency color G max value
7:0	DW	0x00	sw_src_trans_rmax
	RW		source image transparency color R max value

RGA2_RGA_DST_INFO

Address: Operational Base + offset (0x0138)

RGA destination format register

Bit	Attr	Reset Value	Description
31:19	RW	0x0000	Reserved
18	RW	0x0	sw_dst_csc_clip BGR2YUV Clip mode(from 0~255 clip to 36~235) 1: clip enable; 0: unclip

Bit	Attr	Reset Value	Description
			sw_dst_csc_mode
			DST bitmap RGB2YUV conversion mode
17.16	DW	00	00: Bypass
17:16	RW	0x0	01: BT.601-range0
			10: BT.601-range1
			11: BT.709-range0
			sw_dither_mode
			DST dither down bit mode
15:14	RW	0×0	00: 888 to 666
15:14	KW	UXU	01: 888 to 565
			10: 888 to 555
			11: 888 to 444
			sw_dither_down
13	RW	0×0	DST dither down enable
13	KVV	UXU	0:disable
			1:enable
			sw_src1_dither_up
12	RW	0×0	DST/SRC1 dither up enable
12		0.00	0:disable
			1:enable
			sw_src1_alpha_swap
11	RW	0×0	Source 1 bitmap data alpha swap
111	INVV	OXO	0: ABGR
			1: BGRA
			sw_src1_rbswap
10	RW	0×0	Source 1 bitmap data RB swap
		OXO .	0: BGR
		Y	1: RGB
			sw_src1_fmt
		\	Source 1 bitmap data format
		Y C	000: ABGR888
9:7	RW	0x0	001: XBGR888
			010: BGR packed
			100: RGB565
			101: ARGB1555
			110: ARGB4444
			sw_dst_uvswap
6	RW	0x0	Destination Cb-Cr swap
			0: CrCb
			1: CbCr
	RW		sw_dst_alpha_swap
5		0x0	Destination bitmap data alpha swap
			0: ABGR
			1: BGRA

Bit	Attr	Reset Value	Description
			sw_dst_rbswap
4	RW	0×0	Destination bitmap data RB swap
4	KVV	UXU	0: BGR
			1: RGB
			sw_dst_fmt
			Destination bitmap data format
			0000: ABGR888
			0001: XBGR888
			0010: BGR packed
3:0	RW	0.40	0100: RGB565
3:0	KVV	0x0	0101: ARGB1555
			0110: ARGB4444
			1000: YUV422SP
			1001: YUV422P
			1010: YUV420SP
			1011: YUV420P

RGA2_RGA_DST_BASE0

Address: Operational Base + offset (0x013c) RGA destination image base address 0 register

Bit	Attr	Reset Value	Description
31:0	RW	10200000000	sw_dst_base0 destination image Y/RGB base address

RGA2_RGA_DST_BASE1

Address: Operational Base + offset (0x0140) RGA destination image base address 1 register

Bit	Attr	Reset Value	Description
31:0	RW	0×00000000	sw_dst_base1 destination image Cb/CbCr base address

RGA2_RGA_DST_BASE2

Address: Operational Base + offset (0x0144) RGA destination image base address 2 register

Bit	Attr	Reset Value	Description
31:0	RW	10×00000000	sw_dst_base2 destination image Cr base address

RGA2_RGA_DST_VIR_INFO

Address: Operational Base + offset (0x0148)

RGA destination image virtual width/height register

Bit	Attr	Reset Value	Description
31:28	RW	0x0	Reserved2
30:16	RW 0x0	0x000	sw_src1_vir_stride
30.10	IK VV	UXUUU	source image 1 virtual stride (words)

Bit	Attr	Reset Value	Description
15:12	RW	0x0	Reserved1
14:0	DW	0,000	sw_dst_vir_stride
14:0 RW	0x000	destination image virtual stride(words)	

RGA2_RGA_DST_ACT_INFO

Address: Operational Base + offset (0x014c) RGA destination image active width/height register

Bit	Attr	Reset Value	Description
31:28	RW	0x0	Reserved2
27.16	DW	0,000	sw_dst_act_height
27:16	7:16 RW	0x000	Destination image active height
15:12	RW	0x0	Reserved1
11:0	DW	0x000	sw_dst_act_width
	RW		Destination image active width

RGA2_RGA_ALPHA_CTRL0

Address: Operational Base + offset (0x0150)

Alpha control register 0

Bit	Attr	Reset Value	Description
31:21	RW	0x000	Reserved
			sw_mask_endian
20	RW	0×0	ROP4 mask endian swap
20	IXVV	0.00	0: big endian
			1: little endian
19:12	RW	0×00	sw_dst_global_alpha
13.12	1200	0,000	global alpha value of DST(Agd)
			sw_src_global_alpha
11:4	RW	0x00	global alpha value of SRC(Ags)
	A	10	fading value in fading mod
			sw_rop_mode
		,	ROP mode select
3:2	RW	0x0	00: ROP 2
()			01: ROP 3
	~		10: ROP 4
7			sw_alpha_rop_sel
1	RW	0x0	Alpha or ROP select
-		OXO .	0: alpha
			1: ROP
			sw_alpha_rop_e
0	RW	0×0	Alpha or ROP enable
			0: disable
			1: enable

RGA2_RGA_ALPHA_CTRL1

Address: Operational Base + offset (0x0154)

Register0000 Abstract

Bit	Attr	Reset Value	Description
24 20	DW	0.0	Reserved
31:30	RW	0x0	Reserved
			sw_src_alpha_m1
			Src Transparent/opaque of alpha channel
29	RW	0x0	(As1')
			0: As
			1: 255-As
			sw_dst_alpha_m1
			Dst Transparent/opaque of alpha channel
28	RW	0x0	(Ad1')
			0: Ad
			1: 255-Ad
			sw_src_blend_m1
			Alpha src blend mode select of alpha channel
			(As1_")
27:26	RW	0x0	00: Ags
			01: As1'
			10: (As1'*Ags)>>8
			11: reserved
			sw_dst_blend_m1
			Alpha dst blend mode select of alpha
			channel(Ad1_")
25:24	RW	0x0	00: Agd
			01: Ad1'
		• 1	10: (Ad1'*Agd)>>8
			11: reserved
			sw_src_alpha_cal_m1
		, ()	Alpha src calculate mode of alpha
23	RW	0x0	channel(As1")
			0: As1"= As1_"+ (As1_">>7)
			1: As1"= As1 _"
			sw_dst_alpha_cal_m1
1			Alpha dst calculate mode of alpha
22	RW	0x0	channel(Ad1")
			0: Ad1"= Ad1_" + (Ad1_">>7)
			1: Ad1"= Ad1_"
			w_src_factor_m1
			Src factore mode of alpha channel(Fs1)
			000: 0
21:19	RW	0x0	001: 256
			010: Ad1"
			011: 256-Ad1"
			100: As1"

Bit	Attr	Reset Value	Description
			sw_dst_factor_m1
			Dst factore mode of alpha channel(Fd1)
			000: 0
18:16	RW	0x0	001: 256
			010: As1"
			011: 256-As1"
			100: Ad1"
			sw_src_alpha_m0
			Src Transparent/opaque of color channel
15	RW	0x0	(As0')
			0: As
			1: 255-As
			sw_dst_alpha_m0
			Dst Transparent/opaque of color channel
14	RW	0x0	(Ad0')
			0: Ad
			1: 255-Ad
			sw_src_blend_m0
			Alpha src blend mode select of color channel
			(As0_")
13:12	RW	0x0	00: Ags
			01: As0'
			10: (As0'*Ags)>>8
			11: reserved
			sw_dst_blend_m0
		*^^	Alpha dst blend mode select of color
		10	channel(Ad0_'')
11:10	RW	0x0	00: Agd
		, () }	01: Ad0'
			10: (Ad0'*Agd)>>8
			11: reserved
			sw_src_alpha_cal_m0
			Alpha src calculate mode of color
9	RW	0x0	channel(As0")
			0: As0"= As0_"+ (As0_">>7)
			1: As0"= As0 _"
			sw_dst_alpha_cal_m0
			Alpha dst calculate mode of color
8	RW	0x0	channel(Ad0")
			0: Ad0"= Ad0_" + (Ad0_">>7)
			1: Ad0"= Ad0_"

Bit	Attr	Reset Value	Description
			sw_src_factor_m0
			Src factore mode of color channel(Fs0)
			000: 0
7:5	RW	0x0	001: 256
			010: Ad0"
			011: 256-Ad0"
			100: As0"
			sw_dst_factor_m0
			Dst factore mode of color channel(Fd0)
			000: 0
4:2	RW	0x0	001: 256
			010: As0"
			011: 256-As0"
			100: Ad0"
			sw_src_color_m0
1	RW	0×0	SRC color select(Cs')
			0: Cs
			1: Cs * As0"
			sw_dst_color_m0
0	RW	0x0	SRC color select(Cd')
			0: Cd
			1: Cd * Ad0"

RGA2_RGA_FADING_CTRL

Address: Operational Base + offset (0x0158)

Fading control register

Bit	Attr	Reset Value	Description
31:25	RW	0x00	Reserved
24	RW	0x0	sw_fading_en Fading enable
23:16	RW	0x00	sw_fading_offset_b Fading offset B value
15:8	RW	0×00	sw_fading_offset_g Fading offset G value (Pattern total number when pattern loading)
7:0	RW	0×00	sw_fading_offset_r Fading offset R value (Start point of pattern ram in pattern mode)

RGA2_RGA_PAT_CON

Address: Operational Base + offset (0x015c)

Pattern size/offset register

Bit	Attr	Reset Value	Description
31:24	RW	0×00	sw_pat_offset_y
31.24	KVV	0x00	Pattern y offset

Bit	Attr	Reset Value	Description
23:16 RW	DW	0x00	sw_pat_offset_x
	KVV		Pattern x offset
15.0	5:8 RW	0x00	sw_pat_height
15:0			Pattern height
7:0	RW	0x00	sw_pat_width
			Pattern width

RGA2_RGA_CP_GR_G

Address: Operational Base + offset (0x0160)

RGA color gradient fill step register (color fill mode)

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	sw_gradient_y_g Y gradient value of Green (signed 8.8)
15:0	RW	0x0000	sw_gradient_x_g X gradient value of Green (signed 8.8)

RGA2_RGA_ROP_CON0

Address: Operational Base + offset (0x0160)

ROP code 0 control register

Bit	Attr	Reset Value	Description
31:25	RW	0x00	Reserved
24:0	RW	0×0000000	sw_rop3_code0 Rop3 code 0 control bits

RGA2_RGA_CP_GR_R

Address: Operational Base + offset (0x0164)

RGA color gradient fill step register (color fill mode)

Bit	Attr	Reset Value	Description
31:16	RW	0x0000	sw_gradient_y_r Y gradient value of Red(signed 8.8)
15:0	RW	0x0000	sw_gradient_x_r X gradient value of Red(signed 8.8)

RGA2_RGA_ROP_CON1

Address: Operational Base + offset (0x0164)

ROP code 1 control register

Bit	Attr	Reset Value	Description
31:25	RW	0x00	Reserved
24:0	RW	10×0000000	sw_rop3_code1 Rop3 code 1 control bits

RGA2_RGA_MASK_BASE

Address: Operational Base + offset (0x0168)

RGA mask base address register

Bit	Attr	Reset Value	Description
			sw_mask_base
31:0	RW	0x00000000	mask base address in ROP4 mode
			LUT/ pattern load base address

RGA2_RGA_MMU_CTRL1

Address: Operational Base + offset (0x016c)

RGA MMU control register 1

Bit	Attr	Reset Value	Description
31:14	RW	0x00000	Reserved
			sw_els_mmu_flush
13	RW	0x0	RGA ELSE channel MMU TLB flush:
			Set 1 to this bit to flush MMU TLB, auto clear
			sw_els_mmu_en
12	RW	0×0	RGA ELSE channel MMU enable
12	KVV	UXU	0: disable
			1: enable
			sw_dst_mmu_prefetch_dir
11	RW	0x0	0:forward
			1:backward
			sw_dst_mmu_prefetch_en
10	RW	0x0	0:disable
			1:enable
			sw_dst_mmu_flush
9	RW	0x0	RGA DST channel MMU TLB flush:
			Set 1 to this bit to flush MMU TLB, auto clear
		A \	sw_dst_mmu_en
0	DW	0.40	RGA DST channel MMU enable
8	RW	0x0	0: disable
		1 U'	1: enable
			sw_src1_mmu_prefetch_dir
7	RW	0x0	0:forward
			1:backward
			sw_src1_mmu_prefetch_en
6	RW	0x0	0:disable
	>		1:enable
			sw_src1_mmu_flush
5	RW	0x0	RGA SRC1 channel MMU TLB flush:
			Set 1 to this bit to flush MMU TLB, auto clear
			sw_src1_mmu_en
4	DW.	0.40	RGA SRC1 channel MMU enable
4	RW	0x0	0: disable
			1: enable
			sw_src_mmu_prefetch_dir
3	RW	0x0	0:forward
			1:backward

Bit	Attr	Reset Value	Description
			sw_src_mmu_prefetch_en
2	RW	0x0	0:disable
			1:enable
			sw_src_mmu_flush
1	RW	0x0	RGA SRC channel MMU TLB flush:
			Set 1 to this bit to flush MMU TLB, auto clear
			sw_src_mmu_en
0	DW	0×0	RGA SRC channel MMU enable
	RW		0: disable
			1: enable

RGA2_RGA_MMU_SRC_BASE

Address: Operational Base + offset (0x0170)

RGA source MMU TLB base address

Bit	Attr	Reset Value	Description
31:28	RO	0x0	reserved
27:0	RW	0x0000000	sw_mmu_src_base RGA source MMU TLB base address (128-bit)

RGA2_RGA_MMU_SRC1_BASE

Address: Operational Base + offset (0x0174)

RGA source1 MMU TLB base address

Bit	Attr	Reset Value	Description
31:28	RO	0x0	reserved
27:0	RW	10x0000000	sw_mmu_src1_base RGA source1 MMU TLB base address (128-bit)

RGA2_RGA_MMU_DST_BASE

Address: Operational Base + offset (0x0178)

RGA destination MMU TLB base address

Bit	Attr	Reset Value	Description
31:28	RO	0x0	reserved
()			sw_mmu_dst_base
27:0	RW	0x0000000	RGA destination MMU TLB base address
Y			(128-bit)

RGA2_RGA_MMU_ELS_BASE

Address: Operational Base + offset (0x017c)

RGA ELSE MMU TLB base address

Bit	Attr	Reset Value	Description
31:28	RO	0x0	reserved
27:0	RW	0x0000000	sw_mmu_els_base RGA destination MMU TLB base address (128-bit)

28.5 Programming Guide

28.5.1 Register Partition

There are two types of register in RGA. The first 8 registers (0x0 - 0x1C) are general registers for system configuration including command mode, command parameter, RGA status, general interrupts. The other registers (from 0x100) are command registers for command codes.




Fig. 28-6 HDMI TX Software Main Sequence Diagram

28.5.2 Command Modes

RGA has two command modes: slave mode and master mode. In salve mode (RGA_SYS_CTRL[1] = 1′b0), 2D graphic command only could be run one by one. CPU set all the command registers in RGA and then start RGA running by setting RGA_SYS_CTRL[1] to '1′. In master mode (RGA_SYS_CTRL[1] = 1′b1), 2D graphic commands could be run sequentially. After setting command's number to RGA_CMD_CTRL[12:3], writing '1′ to RGA_CMD_CTRL[0] will start the command fetch, then Internal command DMA fetch commands from external command line.

Command line is a collection of several command codes with continuous address. At the first start, the command start address (RGA_CMD_ADDR) and command number (RGA_CMD_CTRL[12:3]) should be set, then write '1' to cmd_line_st (RGA_CMD_CTRL[0]) to start the command line fetch. Incremental command is supported by setting cmd_incr_num (RGA_CMD_CTRL[12:3]) and cmd_incr_valid (RGA_CMD_CTRL[1]=1'b1)




Fig. 28-7 RGA command line and command counter

28.5.3 Command Sync

In slave command mode, command sync is controlled by CPU.

In master command mode, user can enable the current_cmd_int command by command to

generate a interrupt at the end point of target command operation.




Fig. 28-8 RGA command sync generation