# **Chapter 7 General Register Files (GRF)**

#### 7.1 Overview

The general register file will be used to do static set by software, which is composed of many registers for system control. The GRF is divided into two sections, one is GRF for non-secure system, the other is SGRF for secure system.

### 7.2 Function Description

The function of general register file is:

- IOMUX control
- Control the state of GPIO in power-down mode
- GPIO PAD pull down and pull up control
- Used for common system control
- Used to record the system state

# 7.3 GRF Register Description

### **7.3.1** Register Summary

Name	Offset	Size	Reset Value	Description
GRF_GPIO1D_IOMUX	0x000c	W	0x0000000	GPIO1D iomux control
GRF_GPIO2A_IOMUX	0x0010	W	0x0000000	GPIO2A iomux control
GRF_GPIO2B_IOMUX	0x0014	W	0x0000000	GPIO2B iomux control
GRF_GPIO2C_IOMUX	0x0018	W	0x00000000	GPIO2C iomux control
GRF_GPIO3A_IOMUX	0x0020	8	0x0000000	GPIO3A iomux control
GRF_GPIO3B_IOMUX	0x0024	W	0x00000000	GPIO3B iomux control
GRF_GPIO3C_IOMUX	0x0028	8	0x0000000	GPIO3C iomux control
GRF_GPIO3DL_IOMUX	0x002c	W	0x00000000	GPIO3D iomux control
GRF_GPIO3DH_IOMUX	0x0030	W	0x00000000	GPIO3D iomux control
GRF_GPIO4AL_IOMUX	0x0034	W	0x00000000	GPIO4A iomux control
GRF_GPIO4AH_IOMUX	0x0038	W	0x00000000	GPIO4A iomux control
GRF_GPIO4BL_IOMUX	0x003c	W	0x0000000	GPIO4B iomux control
GRF_GPIO4C_IOMUX	0x0044	W	0x0000000	GPIO4C iomux control
GRF_GPIO4D_IOMUX	0x0048	W	0x0000000	GPIO4D iomux control
GRF_GPIO5B_IOMUX	0x0050	W	0x00000000	GPIO5B iomux control
GRF_GPIO5C_IOMUX	0x0054	W	0x0000000	GPIO5C iomux control
GRF_GPIO6A_IOMUX	0x005c	W	0x0000000	GPIO6A iomux control
GRF_GPIO6B_IOMUX	0x0060	W	0x0000000	GPIO6B iomux control
GRF_GPIO6C_IOMUX	0x0064	W	0x00001555	GPIO6C iomux control
GRF_GPIO7A_IOMUX	0x006c	W	0x0000000	GPIO7A iomux control
GRF_GPIO7B_IOMUX	0x0070	W	0x0000000	GPIO7B iomux control
GRF_GPIO7CL_IOMUX	0x0074	W	0x0000000	GPIO7CL iomux control
GRF_GPIO7CH_IOMUX	0x0078	W	0x00000000	GPIO7CH iomux control

Name	Offset	Size	Reset Value	Description
GRF_GPIO8A_IOMUX	0x0080	W	0x0000000	GPIO8A iomux control
GRF_GPIO8B_IOMUX	0x0084	W	0x0000000	GPIO8B iomux control
GRF_GPIO1H_SR	0x0104	W	0x00000f00	GPIO1C/D SR control
GRF_GPIO2L_SR	0x0108	W	0x0000000	GPIO2A/B SR control
GRF_GPIO2H_SR	0x010c	W	0x0000000	GPIO2C/D SR control
GRF_GPIO3L_SR	0x0110	W	0x000020ff	GPIO3A/B SR control
GRF_GPIO3H_SR	0x0114	W	0x0000ff04	GPIO3C/D SR control
GRF_GPIO4L_SR	0x0118	W	0x00000120	GPIO4A/B SR control
GRF_GPIO4H_SR	0x011c	W	0x0000000	GPIO4C/D SR control
GRF_GPIO5L_SR	0x0120	W	0x0000000	GPIO5A/B SR control
GRF_GPIO5H_SR	0x0124	W	0x0000000	GPIO5C/D SR control
GRF_GPIO6L_SR	0x0128	W	0x0000100	GPIO6A/B SR control
GRF_GPIO6H_SR	0x012c	W	0x0000010	GPIO6C/D SR control
GRF_GPIO7L_SR	0x0130	W	0x0000000	GPIO7A/B SR control
GRF_GPIO7H_SR	0x0134	W	0x0000000	GPIO7C/D SR control
GRF_GPIO8L_SR	0x0138	W	0x0000000	GPIO8A/B SR control
GRF_GPIO1D_P	0x014c	W	0x0000aaaa	GPIO1D PU/PD control
GRF_GPIO2A_P	0x0150	W	0x0000aaaa	GPIO2A PU/PD control
GRF_GPIO2B_P	0x0154	W	0x0000aaaa	GPIO2B PU/PD control
GRF_GPIO2C_P	0x0158	W	0x0000aaa5	GPIO2C PU/PD control
GRF_GPIO3A_P	0x0160	W	0x00005555	GPIO3A PU/PD control
GRF_GPIO3B_P	0x0164	W	0x00005699	GPIO3B PU/PD control
GRF_GPIO3C_P	0x0168	W	0x0000aaa5	GPIO3C PU/PD control
GRF_GPIO3D_P	0x016c	W	0x00005555	GPIO3D PU/PD control
GRF_GPIO4A_P	0x0170	W	0x00005555	GPIO4A PU/PD control
GRF_GPIO4B_P	0x0174	W	0x0000aaa5	GPIO4B PU/PD control
GRF_GPIO4C_P	0x0178	W	0x00005559	GPIO4C PU/PD control
GRF_GPIO4D_P	0x017c	W	0x00005a99	GPIO4D PU/PD control
GRF_GPIO5B_P	0x0184	W	0x00006559	GPIO5B PU/PD control
GRF_GPIO5C_P	0x0188	W	0x0000aaa9	GPIO5C PU/PD control
GRF_GPIO6A_P	0x0190	W	0x0000aaaa	GPIO6A PU/PD control
GRF_GPIO6B_P	0x0194	W	0x0000aa96	GPIO6B PU/PD control
GRF_GPIO6C_P	0x0198	W	0x00005655	GPIO6C PU/PD control
GRF_GPIO7A_P	0x01a0	W	0x000059aa	GPIO7A PU/PD control
GRF_GPIO7B_P	0x01a4	W	0x0000a696	GPIO7B PU/PD control
GRF_GPIO7C_P	0x01a8	W	0x00005955	GPIO7C PU/PD control
GRF_GPIO8A_P	0x01b0	W	0x00006555	GPIO8A PU/PD control
GRF_GPIO8B_P	0x01b4	W	0x0000aaaa	GPIO8B PU/PD control
GRF_GPIO1D_E	0x01cc	W	0x000055aa	GPIO1D drive strength control
GRF_GPIO2A_E	0x01d0	W	0x0000aaaa	GPIO2A drive strength control
GRF_GPIO2B_E	0x01d4	W	0x0000aaaa	GPIO2B drive strength control
GRF_GPIO2C_E	0x01d8	W	0x00005555	GPIO2C drive strength control
GRF_GPIO3A_E	0x01e0	W	0x0000aaaa	GPIO3A drive strength control

Name	Offset	Size	Reset Value	Description
GRF_GPIO3B_E	0x01e4	W	0x00005955	GPIO3B drive strength control
GRF_GPIO3C_E	0x01e8	W	0x00005565	GPIO3C drive strength control
GRF_GPIO3D_E	0x01ec	W	0x0000aaaa	GPIO3D drive strength control
GRF_GPIO4A_E	0x01f0	W	0x00005955	GPIO4A drive strength control
GRF_GPIO4B_E	0x01f4	W	0x00005556	GPIO4B drive strength control
GRF_GPIO4C_E	0x01f8	W	0x00005555	GPIO4C drive strength control
GRF_GPIO4D_E	0x01fc	W	0x00005555	GPIO4D drive strength control
GRF_GPIO5B_E	0x0204	W	0x00005555	GPIO5B drive strength control
GRF_GPIO5C_E	0x0208	W	0x00005555	GPIO5C drive strength control
GRF_GPIO6A_E	0x0210	W	0x00005555	GPIO6A drive strength control
GRF_GPIO6B_E	0x0214	W	0x00005555	GPIO6B drive strength control
GRF_GPIO6C_E	0x0218	W	0x00005555	GPIO6C drive strength control
GRF_GPIO7A_E	0x0220	W	0x00005555	GPIO7A drive strength control
GRF_GPIO7B_E	0x0224	W	0x00005555	GPIO7B drive strength control
GRF_GPIO7C_E	0x0228	W	0x00005555	GPIO7C drive strength control
GRF_GPIO8A_E	0x0230	W	0x00005555	GPIO8A drive strength control
GRF_GPIO8B_E	0x0234	W	0x00005555	GPIO8B drive strength control
GRF_GPIO_SMT	0x0240	W	0x00000fff	GPIO smitter control register
GRF_SOC_CON0	0x0244	W	0x00001c18	SoC control register 0
GRF_SOC_CON1	0x0248	W	0x00004040	SoC control register 1
GRF_SOC_CON2	0x024c	W	0x0000002	SoC control register 2
GRF_SOC_CON3	0x0250	W	0x00000810	SoC control register 3
GRF_SOC_CON4	0x0254	W	0x00000607	SoC control register 4
GRF_SOC_CON5	0x0258	W	0x00008c87	SoC control register 5
GRF_SOC_CON6	0x025c	W	0x00008000	SoC control register 6
GRF_SOC_CON7	0x0260	W	0x0000000	SoC control register 7
GRF_SOC_CON8	0x0264	W	0x0000000e	SoC control register 8
GRF_SOC_CON9	0x0268	W	0x0000000e	SoC control register 9
GRF_SOC_CON10	0x026c	W	0x000000f	SoC control register 10
GRF_SOC_CON11	0x0270	W	0x0000000	SoC control register 11
GRF_SOC_CON12	0x0274	W	0x0000013	SoC control register 12
GRF_SOC_CON13	0x0278	W	0x0000000	SoC control register 13
GRF_SOC_CON14	0x027c	W	0x0000000	SoC control register 14
GRF_SOC_STATUS0	0x0280	W	0x0000000	SoC status register 0
GRF_SOC_STATUS1	0x0284	W	0x0000000	SoC status register 1
GRF_SOC_STATUS2	0x0288	W	0x0000000	SoC status register 2
GRF_SOC_STATUS3	0x028c	W	0x0000000	SoC status register 3
GRF_SOC_STATUS4	0x0290	W	0x00000000	SoC status register 4
GRF_SOC_STATUS5	0x0294	W	0x00000000	SoC status register 5
GRF_SOC_STATUS6	0x0298	W	0x00000000	SoC status register 6
GRF_SOC_STATUS7	0x029c	W	0x00000000	SoC status register 7
GRF_SOC_STATUS8	0x02a0	W		SoC status register 8
GRF_SOC_STATUS9	0x02a4	W	0x00000000	SoC status register 9

Name	Offset	Size	Reset Value	Description
GRF_SOC_STATUS10	0x02a8	W	0x0000000	SoC status register 10
GRF_SOC_STATUS11	0x02ac	W	0x0000000	SoC status register 11
GRF_SOC_STATUS12	0x02b0	W	0x0000000	SoC status register 12
GRF_SOC_STATUS13	0x02b4	W	0x0000000	SoC status register 13
GRF_SOC_STATUS14	0x02b8	W	0x0000000	SoC status register 14
GRF_SOC_STATUS15	0x02bc	W	0x0000000	SoC status register 15
GRF_SOC_STATUS16	0x02c0	W	0x0000000	SoC status register 16
GRF_SOC_STATUS17	0x02c4	W	0x0000000	SoC status register 17
GRF_SOC_STATUS18	0x02c8	W	0x0000000	SoC status register 18
GRF_SOC_STATUS19	0x02cc	W	0x0000000	SoC status register 19
GRF_SOC_STATUS20	0x02d0	W	0x0000000	SoC status register 20
GRF_SOC_STATUS21	0x02d4	W	0x0000000	SoC status register 21
GRF_PERIDMAC_CON0	0x02e0	W	0x000000fa	PERI DMAC control register 0
GRF_PERIDMAC_CON1	0x02e4	W	0x0000000	PERI DMAC control register 1
GRF_PERIDMAC_CON2	0x02e8	W	0x0000ffff	PERI DMAC control register 2
GRF_PERIDMAC_CON3	0x02ec	W	0x0000ffff	PERI DMAC control register 3
GRF_DDRC0_CON0	0x02f0	W	0x0000000	DDRC0 control register 0
GRF_DDRC1_CON0	0x02f4	W	0x00000000	DDRC1 control register 0
GRF_CPU_CON0	0x02f8	W	0x00008220	CPU control register 0
GRF_CPU_CON1	0x02fc	W	0x00000ff0	CPU control register 1
GRF_CPU_CON2	0x0300	W	0x00000fff	CPU control register 2
GRF_CPU_CON3	0x0304	W	0x0000000	CPU control register 3
GRF_CPU_CON4	0x0308	W	0x00002400	CPU control register 4
GRF_CPU_STATUS0	0x0318	W	0x0000000	CPU status register 0
GRF_UOC0_CON0	0x0320	W	0x00000089	UOC0 control register 0
GRF_UOC0_CON1	0x0324	W	0x00007333	UOC0 control register 1
GRF_UOC0_CON2	0x0328	W	0x00000d08	UOC0 control register 2
GRF_UOC0_CON3	0x032c	W	0×00000001	UOC0 control register 3
GRF_UOC0_CON4	0x0330	W	0x0000003	UOC0 control register 4
GRF_UOC1_CON0	0x0334	W	0x00000b89	UOC1 control register 0
GRF_UOC1_CON1	0x0338	W	0x00007333	UOC1 control register 1
GRF_UOC1_CON2	0x033c	W	0x0000d08	UOC1 control register 2
GRF_UOC1_CON3	0x0340	W	0x00001c41	UOC1 control register 3
GRF_UOC1_CON4	0x0344	W		UOC1 control register 4
GRF_UOC2_CON0	0x0348	W	0x00000089	UOC2 control register 0
GRF_UOC2_CON1	0x034c	W	0x00007333	UOC2 control register 1
GRF_UOC2_CON2	0x0350	W	0x00000d08	UOC2 control register 2
GRF_UOC2_CON3	0x0354	W	0x00001c01	UOC2 control register 3
GRF_UOC3_CON0	0x0358	W		UOC3 control register 0
GRF_UOC3_CON1	0x035c	W	0x00000003	UOC3 control register 1
GRF_UOC4_CON0	0x0360	W		UOC4 control register 0
GRF_UOC4_CON1	0x0364	W		UOC4 control register 1
GRF_PVTM_CON0	0x0368	W	0x00000000	PVT monitor control register 0

Name	Offset Size		Reset	Description	
Name	Offset	Size	Value	Description	
GRF_PVTM_CON1	0x036c	W	0x016e3600	PVT monitor control register 1	
GRF_PVTM_CON2	0x0370	W	0x016e3600	PVT monitor control register 2	
GRF_PVTM_STATUS0	0x0374	W	0x00000000	PVT monitor status register 0	
GRF_PVTM_STATUS1	0x0378	W	0x00000000	PVT monitor status register 1	
GRF_PVTM_STATUS2	0x037c	W	0x00000000	PVT monitor status register 2	
GRF_IO_VSEL	0x0380	W	0x00000004	IO voltage select	
GRF_SARADC_TESTBIT	0x0384	W	0x00000000	SARADC Test bit register	
GRF_TSADC_TESTBIT_L	0x0388	W	0x00000000	TSADC Test bit low register	
GRF_TSADC_TESTBIT_H	0x038c	W	0x00000000	TSADC Test bit high register	
GRF_OS_REG0	0x0390	W	0x00000000	OS register 0	
GRF_OS_REG1	0x0394	W	0x0000000	OS register 1	
GRF_OS_REG2	0x0398	W	0x00000000	OS register 2	
GRF_OS_REG3	0x039c	W	0x0000000	OS register 3	
GRF_SOC_CON15	0x03a4	W	0x00000000	SoC control register 15	
GRF_SOC_CON16	0x03a8	W	0x00000000	SoC control register 16	

Notes: <u>Size</u>: **B** - Byte (8 bits) access, **HW** - Half WORD (16 bits) access, **W** -WORD (32 bits) access

### 7.3.2 Detail Register Description

### GRF\_GPIO1D\_IOMUX

Address: Operational Base + offset (0x000c)

GPIO1D iomux control

ו lomux			
Bit	Attr	Reset Value	Description
			write_enable
		A \	bit0~15 write enable
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:7	RO	0x0	reserved
			gpio1d3_sel
6	RW 0x0	0x0	GPIO1D[3] iomux select
	KW	UXU	1'b0: gpio
			1'b1: lcdc0_dclk
5	RO	0x0	reserved
			gpio1d2_sel
4	RW	0×0	GPIO1D[2] iomux select
-	INVV	0.00	1'b0: gpio
			1'b1: lcdc0_den
3	RO	0x0	reserved
	2 RW	0x0	gpio1d1_sel
2			GPIO1D[1] iomux select
_	II VV		1'b0: gpio
			1'b1: lcdc0_vsync

Bit	Attr	Reset Value	Description
1	RO	0x0	reserved
		gpio1d0_sel	
0	0 RW 0>	0×0	GPIO1D[0] iomux select
U			1'b0: gpio
		1'b1: lcdc0_hsync	

#### GRF\_GPIO2A\_IOMUX

Address: Operational Base + offset (0x0010)

GPIO2A iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	wo	0×0000	When every bit HIGH, enable the writing
31:16	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			gpio2a7_sel
			GPIO2A[7] iomux select
15:14	RW	0×0	2'b00: gpio
15.14		0.00	2'b01: cif_data9
			2'b10: host_din5
			2'b11: hsadc_data7
			gpio2a6_sel
		0x0	GPIO2A[6] iomux select
13:12	RW		2'b00: gpio
13112			2'b01: cif_data8
			2'b10: host_din4
			2'b11: hsadc_data6
	A	10'	gpio2a5_sel
		7	GPIO2A[5] iomux select
11:10	RW	0x0	2'b00: gpio
			2'b01: cif_data7
			2'b10: host_ckinn
	~		2'b11: hsadc_data5
		· ·	gpio2a4_sel
			GPIO2A[4] iomux select
9:8	RW	0x0	2'b00: gpio
			2'b01: cif_data6
			2'b10: host_ckinp
			2'b11: hsadc_data4

Bit	Attr	Reset Value	Description
			gpio2a3_sel
			GPIO2A[3] iomux select
7:6	RW	0x0	2'b00: gpio
7.0	IX V V	0.00	2'b01: cif_data5
			2'b10: host_din3
			2'b11: hsadc_data3
			gpio2a2_sel
			GPIO2A[2] iomux select
5:4	RW	0×0	2'b00: gpio
3.4	UXU	2'b01: cif_data4	
			2'b10: host_din2
			2'b11: hsadc_data2
			gpio2a1_sel
		0x0	GPIO2A[1] iomux select
3:2	RW		2'b00: gpio
3.2			2'b01: cif_data3
			2'b10: host_din1
			2'b11: hsadc_data1
			gpio2a0_sel
		0×0	GPIO2A[0] iomux select
1:0	RW		2'b00: gpio
1.0			2'b01: cif_data2
			2'b10: host_din0
			2'b11: hsadc_data0

### GRF\_GPIO2B\_IOMUX

Address: Operational Base + offset (0x0014)

GPIO2B iomux control

Bit	Attr	Reset Value	Description
		\	write_enable
		Y' C	bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	WO	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			gpio2b7_sel
1.4	DW	00	GPIO2B[7] iomux select
14	RW	0x0	1'b0: gpio
			1'b1: cif_data11
13	RO	0x0	reserved
			gpio2b6_sel
12	RW	0.40	GPIO2B[6] iomux select
12	KVV	0x0	1'b0: gpio
			1'b1: cif_data10
11	RO	0x0	reserved
			gpio2b5_sel
10	DW	0.40	GPIO2B[5] iomux select
10	RW	0x0	1'b0: gpio
			1'b1: cif_data1
9	RO	0x0	reserved
			gpio2b4_sel
8	RW	0.0	GPIO2B[4] iomux select
0	KVV	0x0	1'b0: gpio
			1'b1: cif_data0
			gpio2b3_sel
			GPIO2B[3] iomux select
7:6	RW	0×0	2'b00: gpio
7.0	I V V	UXU	2'b01: cif_clkout
			2'b10: host_wkreq
			2'b11: hsadcts_fail
		A	gpio2b2_sel
			GPIO2B[2] iomux select
			2'b00: gpio
5:4	RW 🔺	0x0	2'b01: cif_clkin
			2'b10: host_wkack
		· > C	2'b11: gps_clk (when hsadc_clkout_en==0)
			hsadc_clkout (when
			hsadc_clkout_en==1)
	~	· \	gpio2b1_sel
		*	GPIO2B[1] iomux select
3:2	RW	0x0	2'b00: gpio
			2'b01: cif_href
			2'b10: host_din7
			2'b11: hsadcts_valid
			gpio2b0_sel
			GPIO2B[0] iomux select
1:0 R	RW	RW 0x0	2'b00: gpio
			2'b01: cif_vsync
			2'b10: host_din6
			2'b11: hsadcts_sync

#### GRF\_GPIO2C\_IOMUX

Address: Operational Base + offset (0x0018)

GPIO2C iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	wo	0×0000	When every bit HIGH, enable the writing
31.10	IVVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:3	RO	0x0	reserved
		0x0	gpio2c1_sel
2	RW		GPIO2C[1] iomux select
2	KVV		1'b0: gpio
			1'b1: i2c3cam_sda
1	RO	0x0	reserved
		W 0x0	gpio2c0_sel
0 RW	DW		GPIO2C[0] iomux select
	KVV		1'b0: gpio
			1'b1: i2c3cam_scl

### GRF\_GPIO3A\_IOMUX

Address: Operational Base + offset (0x0020)

GPIO3A iomux control

Bit	Attr	Reset Value	Description
		A \	write_enable
			bit0~15 write enable
31:16	wo	0x0000 0x0 0x0	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
		\ C	corresponding bit
			gpio3a7_sel
			GPIO3A[7] iomux select
15:14	RW	0.40	2'b00: gpio
13.14	KVV		2'b01: flash0_data7
			2'b10: emmc_data7
			2'b11: reserved
			gpio3a6_sel
			GPIO3A[6] iomux select
13:12	RW	0×0	2'b00: gpio
13.12	I V V	0.00	2'b01: flash0_data6
			2'b10: emmc_data6
			2'b11: reserved

Bit	Attr	Reset Value	Description
			gpio3a5_sel
			GPIO3A[5] iomux select
11:10	DW	0×0	2'b00: gpio
11.10	KVV	UXU	2'b01: flash0_data5
			2'b10: emmc_data5
			2'b11: reserved
			gpio3a4_sel
	RW RW RW		GPIO3A[4] iomux select
9:8	DW	0x0	2'b00: gpio
9.0	I V V	UXU	2'b01: flash0_data4
			2'b10: emmc_data4
			2'b11: reserved
			gpio3a3_sel
			GPIO3A[3] iomux select
7:6	RW	0x0	2'b00: gpio
7.0		0.00	2'b01: flash0_data3
			2'b10: emmc_data3
			2'b11: reserved
	RW RW RW		gpio3a2_sel
			GPIO3A[2] iomux select
5:4	RW	0x0	2'b00: gpio
		OXO	2'b01: flash0_data2
			2'b10: emmc_data2
			2'b11: reserved
			gpio3a1_sel
		\ \ \	GPIO3A[1] iomux select
3:2	RW	0x0	2'b00: gpio
3.2		OXO	2'b01: flash0_data1
		, ( ) '	2'b10: emmc_data1
			2'b11: reserved
		Y C	gpio3a0_sel
			GPIO3A[0] iomux select
1:0	RW	0x0	2'b00: gpio
		57.0	2'b01: flash0_data0
			2'b10: emmc_data0
			2'b11: reserved

# GRF\_GPIO3B\_IOMUX

Address: Operational Base + offset (0x0024)

GPIO3B iomux control

Bit Attr Reset Va	ue Description
-------------------	----------------

Bit	Attr	Reset Value	Description
			write_enable
	WO RO RW RO RW RO RW RO RW RO RW RO RW		bit0~15 write enable
21.16	WO	0×0000	When every bit HIGH, enable the writing
31:16	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			gpio3b7_sel
14	D/W	0×0	GPIO3B[7] iomux select
17	IXVV	0.00	1'b0: gpio
			1'b1: flash0_csn1
13	RO	0x0	reserved
			gpio3b6_sel
12	RW	0×0	GPIO3B[6] iomux select
12		0.00	1'b0: gpio
			1'b1: flash0_csn0
11	RO	0x0	reserved
			gpio3b5_sel
10	D/W	0×0	GPIO3B[5] iomux select
		0.00	1'b0: gpio
			1'b1: flash0_wrn
9	RO	0x0	reserved
			gpio3b4_sel
8	RW	0×0	GPIO3B[4] iomux select
			1'b0: gpio
		A \	1'b1: flash0_cle
7	RO	0x0	reserved
			gpio3b3_sel
6	RW 🔈	0x0	GPIO3B[3] iomux select
			1'b0: gpio
	C	Y	1'b1: flash0_ale
5	RO	0x0	reserved
			gpio3b2_sel
4	RW	0x0	GPIO3B[2] iomux select
		OXO V	1'b0: gpio
			1'b1: flash0_rdn
			gpio3b1_sel
			GPIO3B[1] iomux select
3:2	RW/	0×0	2'b00: gpio
3.2	1		2'b01: flash0_wp
			2'b10: emmc_pwren
			2'b11: reserved
1	RO	0x0	reserved

Bit	Attr	Reset Value	Description
0 RW			gpio3b0_sel
	DW		GPIO3B[0] iomux select
	RW 0x0	UXU	1'b0: gpio
			1'b1: flash0_rdy

### GRF\_GPIO3C\_IOMUX

Address: Operational Base + offset (0x0028)

GPIO3C iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	RW RW	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:6	RO	0x0	reserved
			gpio3c2_sel
			GPIO3C[2] iomux select
5:4	RW	0×0	2'b00: gpio
3.4	I V V	0.00	2'b01: flash0_dqs
			2'b10: emmc_clkout
			2'b11: reserved
			gpio3c1_sel
			GPIO3C[1] iomux select
3:2		0x0	2'b00: gpio
3.2		OXO A	2'b01: flash0_csn3
			2'b10: emmc_rstnout
		~ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2'b11: reserved
		1 U'.	gpio3c0_sel
			GPIO3C[0] iomux select
1:0	RW	0×0	2'b00: gpio
1.0		OAO A	2'b01: flash0_csn2
			2'b10: emmc_cmd
			2'b11: reserved

### GRF\_GPIO3DL\_IOMUX

Address: Operational Base + offset (0x002c)

GPIO3D iomux control

Bit	Attr	Reset Value	Description
	RW	0×0000	write_enable bit0~15 write enable When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
15	RO	0x0	reserved
			gpio3d3_sel
			GPIO3D[3] iomux select
			3'b000: gpio
14:12	DW	0×0	3'b001: flash1_data3
14.12	KVV	UXU	3'b010: host_dout3
			3'b011: mac_rxd3
			3'b100: sdio1_data3
			other: reserved
11	RO	0x0	reserved
	RW C		gpio3d2_sel
			GPIO3D[2] iomux select
			3'b000: gpio
10:8	RW	0×0	3'b001: flash1_data2
10.0		OXO .	3'b010: host_dout2
			3'b011: mac_rxd2
			3'b100: sdio1_data2
			other: reserved
7	RO	0x0	reserved
			gpio3d1_sel
			GPIO3D[1] iomux select
			3'b000: gpio
6:4	RW	0x0	3'b001: flash1_data1
			3'b010: host_dout1
		• 6	3'b011: mac_txd3
			3'b100: sdio1_data1
			other: reserved
3	RO	0x0	reserved
	A.	10'	gpio3d0_sel
		7	GPIO3D[0] iomux select
		7	3'b000: gpio
2:0	RW	0x0	3'b001: flash1_data0
			3'b010: host_dout0
		,	3'b011: mac_txd2
<b>&gt;</b>		_	3'b100: sdio1_data0
			other: reserved

### GRF\_GPIO3DH\_IOMUX

Address: Operational Base + offset (0x0030)

GPIO3D iomux control

Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
21.16	RW	0×0000	When every bit HIGH, enable the writing
31:16	KVV	UXUUUU	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			gpio3d7_sel
			GPIO3D[7] iomux select
			3'b000: gpio
14:12	RW	0×0	3'b001: flash1_data7
17.12	IXVV	0.00	3'b010: host_dout7
			3'b011: mac_rxd1
			3'b100: sdio1_intn
			other: reserved
11	RO	0x0	reserved
			gpio3d6_sel
			GPIO3D[6] iomux select
			3'b000: gpio
10:8	RW	0x0	3'b001: flash1_data6
10.0		OXO .	3'b010: host_dout6
			3'b011: mac_rxd0
			3'b100: sdio1_bkpwr
			other: reserved
7	RO	0x0	reserved
		A 1	gpio3d5_sel
			GPIO3D[5] iomux select
			3'b000: gpio
6:4	RW	0x0	3'b001: flash1_data5
			3'b010: host_dout5
		Y C	3'b011: mac_txd1
			3'b100: sdio1_wrprt
			other: reserved
3	RO	0x0	reserved
			gpio3d4_sel
			GPIO3D[4] iomux select
			3'b000: gpio
2:0	RW	0×0	3'b001: flash1_data4
2.0	KW	UXU	3'b010: host_dout4
			3'b011: mac_txd0
			3'b100: sdio1_detectn
	RW RO RW		other: reserved

### GRF\_GPIO4AL\_IOMUX

Address: Operational Base + offset (0x0034)

#### GPIO4A iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
21.16	WO RO RW RO RW RO	00000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			gpio4a3_sel
			GPIO4A[3] iomux select
			3'b001: flash1_ale
14:12	RW	0x0	3'b010: host_dout9
			3'b011: mac_clk
			3'b100: flash0_csn6
			other: reserved
11	RO	0x0	reserved
			gpio4a2_sel
			GPIO4A[2] iomux select
			3'b000: gpio
			3'b001: flash1_rdn
10:8	RW	0x0	3'b010: host_dout8
			3'b011: mac_rxer
			3'b100: flash0_csn5
			other: reserved
7	RO	0x0	reserved
		•	gpio4a1_sel
		A 0 1	GPIO4A[1] iomux select
			3'b000: gpio
	D.4.		3'b001: flash1_wp
6:4	RW	0x0	3'b010: host_ckoutn
			3'b011: mac_rxdv
		,	3'b100: flash0_csn4
			other: reserved
3:2	RO	0x0	reserved
			gpio4a0_sel
7			GPIO4A[0] iomux select
1.0	D\A'	0.40	2'b00: gpio
1:0	RW	0x0	2'b01: flash1_rdy
			2'b10: host_ckoutp
			2'b11: mac_mdc

### **GRF\_GPIO4AH\_IOMUX**

Address: Operational Base + offset (0x0038)

GPIO4A iomux control

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
21.16	wo	0×0000	When every bit HIGH, enable the writing
31:16	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			gpio4a7_sel
			GPIO4A[7] iomux select
			3'b000: gpio
14.12	RW	0.40	3'b001: flash1_csn1
14:12	KVV	0x0	3'b010: host_dout13
			3'b011: mac_crs
			3'b100: sdio1_clkout
			other: reserved
11	RO	0x0	reserved
			gpio4a6_sel
			GPIO4A[6] iomux select
			3'b000: gpio
10:8	RW	0×0	3'b001: flash1_csn0
10.8	KVV	UXU	3'b010: host_dout12
			3'b011: mac_rxclk
			3'b100: sdio1_cmd
			other: reserved
7:6	RO	0x0	reserved
		• ^ \	gpio4a5_sel
		40	GPIO4A[5] iomux select
5:4	RW	0x0	2'b00: gpio
3.4	KVV		2'b01: flash1_wrn
			2'b10: host_dout11
			2'b11: mac_mdio
3	RO	0x0	reserved
			gpio4a4_sel
			GPIO4A[4] iomux select
			3'b000: gpio
2:0	DW	0×0	3'b001: flash1_cle
2.0	RW		3'b010: host_dout10
			3'b011: mac_txen
			3'b100: flash0_csn7
			other: reserved

### GRF\_GPIO4BL\_IOMUX

Address: Operational Base + offset (0x003c)

GPIO4B iomux control

Bit Attr Reset Value Description
----------------------------------

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	wo	0x0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:7	RO	0x0	reserved
			gpio4b1_sel
			GPIO4B[1] iomux select
			3'b000: gpio
6:4	RW	0×0	3'b001: flash1_csn2
0.4		0.00	3'b010: host_dout15
			3'b011: mac_txclk
			3'b100: sdio1_pwren
			other: reserved
3	RO	0x0	reserved
			gpio4b0_sel
		0×0	GPIO4B[0] iomux select
			3'b000: gpio
2:0	RW		3'b001: flash1_dqs
	NVV		3'b010: host_dout14
			3'b011: mac_col
			3'b100: flash1_csn3
			other: reserved

# GRF\_GPIO4C\_IOMUX

Address: Operational Base + offset (0x0044)

GPIO4C iomux control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15	RO	0x0	reserved
14	RW	0x0	<pre>gpio4c7_sel GPIO4C[7] iomux select 1'b0: gpio 1'b1: sdio0_data3</pre>
13	RO	0x0	reserved
12	RW	0x0	gpio4c6_sel GPIO4C[6] iomux select 1'b0: gpio 1'b1: sdio0_data2

Bit	Attr	Reset Value	Description
11	RO	0x0	reserved
			gpio4c5_sel
10	RW	0×0	GPIO4C[5] iomux select
10	KVV	UXU	1'b0: gpio
			1'b1: sdio0_data1
9	RO	0x0	reserved
			gpio4c4_sel
8	RW	0×0	GPIO4C[4] iomux select
	IXVV	0.00	1'b0: gpio
			1'b1: sdio0_data0
7	RO	0x0	reserved
			gpio4c3_sel
6	RW	0x0	GPIO4C[3] iomux select
	IXVV		1'b0: gpio
			1'b1: uart0bt_rtsn
5	RO	0x0	reserved
			gpio4c2_sel
4	RW	0×0	GPIO4C[2] iomux select
-	IXVV	0.00	1'b0: gpio
			1'b1: uart0bt_ctsn
3	RO	0x0	reserved
			gpio4c1_sel
2	RW	0x0	GPIO4C[1] iomux select
_			1'b0: gpio
			1'b1: uart0bt_sout
1	RO	0x0	reserved
			gpio4c0_sel
0	RW	0x0	GPIO4C[0] iomux select
	A.		1'b0: gpio
			1'b1: uart0bt_sin

### GRF\_GPIO4D\_IOMUX

Address: Operational Base + offset (0x0048)

GPIO4D iomux control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing corresponding bit
15:13	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			gpio4d6_sel
12	DW	0.40	GPIO4D[6] iomux select
12	RW	0x0	1'b0: gpio
			1'b1: sdio0_intn
11	RO	0x0	reserved
			gpio4d5_sel
10	RW	0.40	GPIO4D[5] iomux select
10	KVV	0x0	1'b0: gpio
			1'b1: sdio0_bkpwr
9	RO	0x0	reserved
			gpio4d4_sel
8	RW	0×0	GPIO4D[4] iomux select
0	KVV	UXU	1'b0: gpio
			1'b1: sdio0_pwren
7	RO	0x0	reserved
			gpio4d3_sel
6	RW	0×0	GPIO4D[3] iomux select
0	KVV	UXU	1'b0: gpio
			1'b1: sdio0_wrprt
5	RO	0x0	reserved
			gpio4d2_sel
4	RW	0×0	GPIO4D[2] iomux select
7	IXVV		1'b0: gpio
			1'b1: sdio0_detectn
3	RO	0x0	reserved
		A .	gpio4d1_sel
2	RW	0x0	GPIO4D[1] iomux select
_	IX VV	UXU	1'b0: gpio
			1'b1: sdio0_clkout
1	RO	0x0	reserved
		Y (	gpio4d0_sel
0	RW	0,40	GPIO4D[0] iomux select
	KVV	0x0	1'b0: gpio
			1'b1: sdio0_cmd

#### GRF\_GPIO5B\_IOMUX

Address: Operational Base + offset (0x0050)

GPIO5B iomux control

Bit	Attr	Reset Value	Description
			write_enable
31:16	WO	0x0000	bit0~15 write enable
			When every bit HIGH, enable the writing
			corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
			gpio5b7_sel
			GPIO5B[7] iomux select
15.14	DW	00	2'b00: gpio
15:14	RW	0x0	2'b01: spi0_rxd
			2'b10: ts0_data7
			2'b11: uart4exp_sin
			gpio5b6_sel
			GPIO5B[6] iomux select
13:12	RW	0×0	2'b00: gpio
13:12	KVV	UXU	2'b01: spi0_txd
			2'b10: ts0_data6
			2'b11: uart4exp_sout
			gpio5b5_sel
			GPIO5B[5] iomux select
11:10	RW	0×0	2'b00: gpio
11.10	IX VV	OXO	2'b01: spi0_csn0
			2'b10: ts0_data5
			2'b11: uart4exp_rtsn
			gpio5b4_sel
			GPIO5B[4] iomux select
9:8	RW	0×0	2'b00: gpio
9.0	IX V V	OXO	2'b01: spi0_clk
			2'b10: ts0_data4
			2'b11: uart4exp_ctsn
			gpio5b3_sel
		. ^ \	GPIO5B[3] iomux select
7:6	RW	0x0	2'b00: gpio
7.0			2'b01: uart1bb_rtsn
			2'b10: ts0_data3
			2'b11: reserved
			gpio5b2_sel
			GPIO5B[2] iomux select
5:4	RW	0×0	2'b00: gpio
3.7	ICVV	0x0	2'b01: uart1bb_ctsn
			2'b10: ts0_data2
			2'b11: reserved
			gpio5b1_sel
	RW	0x0	GPIO5B[1] iomux select
3:2			2'b00: gpio
5:2			2'b01: uart1bb_sout
			2'b10: ts0_data1
			2'b11: reserved

Bit	Attr	Reset Value	Description
1:0	RW	0×0	gpio5b0_sel
			GPIO5B[0] iomux select
			2'b00: gpio
			2'b01: uart1bb_sin
			2'b10: ts0_data0
			2'b11: reserved

### GRF\_GPIO5C\_IOMUX

Address: Operational Base + offset (0x0054)

GPIO5C iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	VVO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:7	RO	0x0	reserved
			gpio5c3_sel
6	RW	0×0	GPIO5C[3] iomux select
O	IN VV	0.00	1'b0: gpio
			1'b1: ts0_err
5	RO	0x0	reserved
			gpio5c2_sel
4	RW	0x0	GPIO5C[2] iomux select
-	IX VV		1'b0: gpio
		107	1'b1: ts0_clk
3	RO	0x0	reserved
	A	1 U'.	gpio5c1_sel
2	RW	0x0	GPIO5C[1] iomux select
_			1'b0: gpio
			1'b1: ts0_valid
			gpio5c0_sel
	~	0×0	GPIO5C[0] iomux select
1:0	RW		2'b00: gpio
			2'b01: spi0_csn1
			2'b10: ts0_sync
			2'b11: reserved

#### GRF\_GPIO6A\_IOMUX

Address: Operational Base + offset (0x005c)

GPIO6A iomux control

Bit Attr Res	et Value Description
--------------	----------------------

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
21.16	W/O	0×0000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			gpio6a7_sel
14	RW	0×0	GPIO6A[7] iomux select
14	KVV	UXU	1'b0: gpio
			1'b1: i2s_sdo3
13	RO	0x0	reserved
			gpio6a6_sel
12	RW	0×0	GPIO6A[6] iomux select
12	KVV	UXU	1'b0: gpio
			1'b1: i2s_sdo2
11	RO	0x0	reserved
			gpio6a5_sel
10	RW	0.0	GPIO6A[5] iomux select
10	KVV	0x0	1'b0: gpio
			1'b1: i2s_sdo1
9	RO	0x0	reserved
			gpio6a4_sel
8	RW	0×0	GPIO6A[4] iomux select
0	IX V V	UXU	1'b0: gpio
		A 1	1'b1: i2s_sdo0
7	RO	0x0	reserved
			gpio6a3_sel
6	RW 🔨	0×0	GPIO6A[3] iomux select
	KVV		1'b0: gpio
		Y C	1'b1: i2s_sdi
5	RO	0x0	reserved
			gpio6a2_sel
4	RW	0x0	GPIO6A[2] iomux select
7	1244	0.00	1'b0: gpio
			1'b1: i2s_lrcktx
3	RO	0x0	reserved
			gpio6a1_sel
2	RW	0x0	GPIO6A[1] iomux select
			1'b0: gpio
			1'b1: i2s_lrckrx
1	RO	0x0	reserved

Bit	Attr	Reset Value	Description
0	RW	0x0	gpio6a0_sel
			GPIO6A[0] iomux select
			1'b0: gpio
			1'b1: i2s_sclk

#### GRF\_GPIO6B\_IOMUX

Address: Operational Base + offset (0x0060)

GPIO6B iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	WO	0×0000	When every bit HIGH, enable the writing
31.10	WO	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:7	RO	0x0	reserved
			gpio6b3_sel
6	RW	0×0	GPIO6B[3] iomux select
G	KVV	UXU	1'b0: gpio
			1'b1: spdif_tx
5	RO	0x0	reserved
		0x0	gpio6b2_sel
4	RW		GPIO6B[2] iomux select
7	IX V V		1'b0: gpio
			1'b1: i2c1audio_scl
3	RO	0x0	reserved
			gpio6b1_sel
2	RW	0x0	GPIO6B[1] iomux select
2	KW		1'b0: gpio
			1'b1: i2c1audio_sda
1	RO	0x0	reserved
			gpio6b0_sel
0	RW	0x0	GPIO6B[0] iomux select
	KW		1'b0: gpio
<u> </u>			1'b1: i2s_clk

### GRF\_GPIO6C\_IOMUX

Address: Operational Base + offset (0x0064)

GPIO6C iomux control

Bit	Attr	Reset Value	Description
-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
21.16	wo	0.40000	When every bit HIGH, enable the writing
31:16	WO	0x0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:13	RO	0x0	reserved
			gpio6c6_sel
12	DW	0.41	GPIO6C[6] iomux select
12	RW	0x1	1'b0: gpio
			1'b1: sdmmc0_dectn
11	RO	0x0	reserved
			gpio6c5_sel
10	RW	0x1	GPIO6C[5] iomux select
10	KVV	UXI	1'b0: gpio
			1'b1: sdmmc0_cmd
			gpio6c4_sel
			GPIO6C[4] iomux select
9:8	RW	0x1	2'b00: gpio
9.0	KVV	OXI	2'b01: sdmmc0_clkout
			2'b10: jtag_tdo
			2'b11: reserved
			gpio6c3_sel
			GPIO6C[3] iomux select
7:6	RW	0x1	2'b00: gpio
7.0	KVV	OXI	2'b01: sdmmc0_data3
		10	2'b10: jtag_tck
		7	2'b11: reserved
			gpio6c2_sel
			GPIO6C[2] iomux select
5:4	RW	0x1	2'b00: gpio
J.4	KW	OXI	2'b01: sdmmc0_data2
			2'b10: jtag_tdi
			2'b11: reserved
			gpio6c1_sel
3:2	RW		GPIO6C[1] iomux select
		0x1	2'b00: gpio
5.2			2'b01: sdmmc0_data1
			2'b10: jtag_trstn
			2'b11: reserved

Bit	Attr	Reset Value	Description
	RW	0×1	gpio6c0_sel
			GPIO6C[0] iomux select
1.0			2'b00: gpio
1:0			2'b01: sdmmc0_data0
			2'b10: jtag_tms
			2'b11: reserved

#### GRF\_GPIO7A\_IOMUX

Address: Operational Base + offset (0x006c)

GPIO7A iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	RW	0x0000	When every bit HIGH, enable the writing
31.10	IXVV	0.0000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
			gpio7a7_sel
			GPIO7A[7] iomux select
15:14	RW	0x0	2'b00: gpio
13.14		UXU	2'b01: uart3gps_sin
			2'b10: gps_mag
			2'b11: hsadct1_data0
13:3	RO	0x0	reserved
			gpio7a1_sel
2	RW	0x0	GPIO7A[1] iomux select
_	IX V V		1'b0: gpio
			1'b1: pwm_1
	A	1 U'.	gpio7a0_sel
		0x0	GPIO7A[0] iomux select
1:0	RW		2'b00: gpio
1.0			2'b01: pwm_0
			2'b10: vop0_pwm
			2'b11: vop1_pwm

### GRF\_GPIO7B\_IOMUX

Address: Operational Base + offset (0x0070)

GPIO7B iomux control

Bit	Attr	Reset Value	Description
			write_enable bit0~15 write enable
31:16	RW	0×0000	When every bit HIGH, enable the writing corresponding bit When every bit LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
			gpio7b7_sel
			GPIO7B[7] iomux select
15:14	RW	0×0	2'b00: gpio
15.14	KVV	UXU	2'b01: isp_shuttertrig
			2'b10: spi1_txd
			2'b11: reserved
			gpio7b6_sel
			GPIO7B[6] iomux select
13:12	RW	0×0	2'b00: gpio
15.12	IXVV	0.00	2'b01: isp_prelighttrig
			2'b10: spi1_rxd
			2'b11: reserved
			gpio7b5_sel
			GPIO7B[5] iomux select
11:10	RW	0x0	2'b00: gpio
		0.00	2'b01: isp_flashtrigout
			2'b10: spi1_csn0
			2'b11: reserved
			gpio7b4_sel
			GPIO7B[4] iomux select
9:8	RW	0x0	2'b00: gpio
			2'b01: isp_shutteren
			2'b10: spi1_clk
			2'b11: reserved
		• 6	gpio7b3_sel
			GPIO7B[3] iomux select
7:6	RW	0x0	2'b00: gpio
			2'b01: usb_drvvbus1
	A	1 U'.	2'b10: edp_hotplug
			2'b11: reserved
		<i>&gt; C</i>	gpio7b2_sel GPIO7B[2] iomux select
			2'b00: gpio
5:4	RW	0x0	2'b01: uart3gps_rtsn
	~		2'b10: usb drvvbus0
		•	2'b11: reserved
			gpio7b1_sel
			GPIO7B[1] iomux select
3:2	RW	0×0	2'b00: gpio
			2'b01: uart3gps_ctsn
			2'b10: gps_rfclk
			2'b11: gpst1_clk
L	<u> </u>	l .	3bor=_o

Bit	Attr	Reset Value	Description
		0x0	gpio7b0_sel
	RW		GPIO7B[0] iomux select
1.0			2'b00: gpio
1:0			2'b01: uart3gps_sout
			2'b10: gps_sig
			2'b11: hsadct1_data1

#### GRF\_GPIO7CL\_IOMUX

Address: Operational Base + offset (0x0074)

GPIO7CL iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	RW	0×0000	When every bit HIGH, enable the writing
31:16	KVV	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:14	RO	0x0	reserved
			gpio7c3_sel
			GPIO7C[3] iomux select
13:12	RW	0×0	2'b00: gpio
13:12	KVV	UXU	2'b01: i2c5hdmi_sda
			2'b10: edphdmii2c_sda
			2'b11: reserved
11:9	RO	0x0	reserved
		0x0	gpio7c2_sel
8	RW		GPIO7C[2] iomux select
0	KVV		1'b0: gpio
			1'b1: i2c4tp_scl
7:5	RO	0x0	reserved
		Y C	gpio7c1_sel
4	RW	0x0	GPIO7C[1] iomux select
	IXVV	UXU	1'b0: gpio
			1'b1: i2c4tp_sda
3:2	RO	0x0	reserved
			gpio7c0_sel
1:0 F			GPIO7C[0] iomux select
	RW	0×0	2'b00: gpio
	KVV	OXU	2'b01: isp_flashtrigin
			2'b10: edphdmi_cecinoutt1
			2'b11: reserved

### GRF\_GPIO7CH\_IOMUX

Address: Operational Base + offset (0x0078)

GPIO7CH iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	RW	0×0000	When every bit HIGH, enable the writing
31.10	KVV	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15	RO	0x0	reserved
			gpio7c7_sel
			GPIO7C[7] iomux select
			3'b000: gpio
14:12	RW	0x0	3'b001: uart2dbg_sout
14.12	KVV	OXO	3'b010: uart2dbg_sirout
			3'b011: pwm_3
			3'b100: edphdmi_cecinout
			other: reserved
11:10	RO	0x0	reserved
			gpio7c6_sel
	DW		GPIO7C[6] iomux select
9:8		RW 0x0	2'b00: gpio
9.0	IXVV		2'b01: uart2dbg_sin
			2'b10: uart2dbg_sirin
			2'b11: pwm_2
7:2	RO	0x0	reserved
			gpio7c4_sel
1:0			GPIO7C[4] iomux select
	RW	0×0	2'b00: gpio
	KVV		2'b01: i2c5hdmi_scl
			2'b10: edphdmii2c_scl
			2'b11: reserved

# GRF\_GPIO8A\_IOMUX

Address: Operational Base + offset (0x0080)

GPIO8A iomux control

Bit	Attr	Reset Value	Description
			write_enable
31:16	RW	0x0000	bit0~15 write enable
			When every bit HIGH, enable the writing
			corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit

Bit	Attr	Reset Value	Description
			gpio8a7_sel
			GPIO8A[7] iomux select
15:14	RW	0×0	2'b00: gpio
13.14	KVV	UXU	2'b01: spi2_csn0
			2'b10: sc_detect
			2'b11: reserve
			gpio8a6_sel
			GPIO8A[6] iomux select
13:12	RW	0x0	2'b00: gpio
15.12	IXVV	0.00	2'b01: spi2_clk
			2'b10: sc_io
			2'b11: reserve
			gpio8a5_sel
			GPIO8A[5] iomux select
11:10	RW	0x0	2'b00: gpio
		OXO	2'b01: i2c2sensor_scl
			2'b10: sc_clk
			2'b11: reserved
			gpio8a4_sel
	RW		GPIO8A[4] iomux select
9:8		0x0	2'b00: gpio
7.0	IX V V	UXU	2'b01: i2c2sensor_sda
			2'b10: sc_rst
			2'b11: reserved
			gpio8a3_sel
		· ^ ^	GPIO8A[3] iomux select
7:6	RW	0×0	2'b00: gpio
7.0	RW	0x0	2'b01: spi2_csn1
			2'b10: sc_iot1
			2'b11: reserved
5	RO	0x0	reserved
			gpio8a2_sel
4	RW	0×0	GPIO8A[2] iomux select
	IX V	UNU	1'b0: gpio
	-		1'b1: sc_detectt1
			gpio8a1_sel
			GPIO8A[1] iomux select
3:2	RW	0x0	2'b00: gpio
J.2			2'b01: ps2_data
			2'b10: sc_vcc33v
			2'b11: reserved

Bit	Attr	Reset Value	Description
			gpio8a0_sel
1:0	RW	0x0	GPIO8A[0] iomux select
			2'b00: gpio
			2'b01: ps2_clk
			2'b10: sc_vcc18v
			2'b11: reserved

#### GRF\_GPIO8B\_IOMUX

Address: Operational Base + offset (0x0084)

GPIO8B iomux control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
31:16	RW	0×0000	When every bit HIGH, enable the writing
31.10	IXVV	00000	corresponding bit
			When every bit LOW, don't care the writing
			corresponding bit
15:4	RO	0x0	reserved
			gpio8b1_sel
			GPIO8B[1] iomux select
3:2	RW	0×0	2'b00: gpio
3.2	IX V V	0.00	2'b01: spi2_txd
			2'b10: sc_clk
			2'b11: reserve
			gpio8b0_sel
		A	GPIO8B[0] iomux select
1:0	RW	0×0	2'b00: gpio
1.0	IV.VV	UXU	2'b01: spi2_rxd
			2'b10: sc_rst
			2'b11: reserve

### GRF\_GPIO1H\_SR

Address: Operational Base + offset (0x0104)

GPIO1C/D SR control

Bit Attr Reset Value Description
----------------------------------

Bit	Attr	Reset Value	Description
31:16	WO	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:8	RW	0x0f	gpio1d_sr GPIO1D slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast
7:0	RO	0x0	reserved

### GRF\_GPIO2L\_SR

Address: Operational Base + offset (0x0108)

GPIO2A/B SR control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software;
15:8	RW	0×00	gpio2b_sr GPIO2B slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

Bit	Attr	Reset Value	Description
			gpio2a_sr
7:0	RW	0x00	GPIO2A slew rate control for each bit
			1'b0: slow (half frequency)
			1'b1: fast

#### GRF\_GPIO2H\_SR

Address: Operational Base + offset (0x010c)

GPIO2C/D SR control

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:8	RO	0x0	reserved
7:0	RW	0×00	gpio2c_sr GPIO2C slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

### GRF\_GPIO3L\_SR

Address: Operational Base + offset (0x0110)

GPIO3A/B SR control

Bit Attı	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:8	RW	0x20	gpio3b_sr GPIO3B slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast
7:0	RW	0xff	gpio3a_sr GPIO3A slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

### GRF\_GPIO3H\_SR

Address: Operational Base + offset (0x0114)

GPIO3C/D SR control

Bit	Attr	<b>Reset Value</b>	Description
31:16		0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by
			software . When bit 31=0, bit 15 cannot be written by
			software;

Bit	Attr	Reset Value	Description
15.0	RW		gpio3d_sr
		0xff	GPIO3D slew rate control for each bit
15:8		UXII	1'b0: slow (half frequency)
			1'b1: fast
7:0	RW		gpio3c_sr
		0x04	GPIO3C slew rate control for each bit
		0004	1'b0: slow (half frequency)
			1'b1: fast

#### GRF\_GPIO4L\_SR

Address: Operational Base + offset (0x0118)

GPIO4A/B SR control

Bit	Attr	Reset Value	Description
31:16	WO	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by
			software .  When bit 31=0, bit 15 cannot be written by software;
15:8	RW	0×01	gpio4b_sr GPIO4B slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast
7:0	RW	0x20	gpio4a_sr GPIO4A slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

#### GRF\_GPIO4H\_SR

Address: Operational Base + offset (0x011c)

GPIO4C/D SR control

Bit At	r Reset Value	Description
--------	---------------	-------------

Bit	Attr	Reset Value	Description
31:16	WO	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by
15:8	RW	0×00	software; gpio4d_sr GPIO4D slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast
7:0	RW	0x00	gpio4c_sr GPIO4C slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

### GRF\_GPIO5L\_SR

Address: Operational Base + offset (0x0120)

GPIO5A/B SR control

Bit	Attr	<b>Reset Value</b>	Description
		10'.	write_enable
			bit0~15 write enable
		Y (	When bit 16=1, bit 0 can be written by software.
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	WO	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;

Bit	Attr	Reset Value	Description
15:8	RW		gpio5b_sr
		0×00	GPIO5B slew rate control for each bit 1'b0: slow (half frequency)
		0000	
			1'b1: fast
7:0	RO	0x0	reserved

#### GRF\_GPIO5H\_SR

Address: Operational Base + offset (0x0124)

GPIO5C/D SR control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:8	RO	0x0	reserved
7:0	RW	0×00	<pre>gpio5c_sr GPIO5C slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast</pre>

### GRF\_GPIO6L\_SR

Address: Operational Base + offset (0x0128)

GPIO6A/B SR control

Bit	Attr	Reset Value	Description
31:16	WO	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by
15:8	RW	0×01	software; gpio6b_sr GPIO6B slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast
7:0	RW	0x00	gpio6a_sr GPIO6A slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

### GRF\_GPIO6H\_SR

Address: Operational Base + offset (0x012c) GPIO6C/D SR control

Bit	Attr	<b>Reset Value</b>	Description
			write_enable
			bit0~15 write enable
		\ C	When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	WO	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15:8	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			gpio6c_sr
7.0	RW	0×10	GPIO6C slew rate control for each bit 1'b0: slow (half frequency)
7:0		UXIU	
			1'b1: fast

#### GRF\_GPIO7L\_SR

Address: Operational Base + offset (0x0130)

GPIO7A/B SR control

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:8	RW	0x00	gpio7b_sr GPIO7B slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast
7:0	RW	0x00	gpio7a_sr GPIO7A slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

### GRF\_GPIO7H\_SR

Address: Operational Base + offset (0x0134)

GPIO7C/D SR control

Bit Attr Reset Value Description
----------------------------------

Bit	Attr	Reset Value	Description
31:16	RW	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:8	RO	0x0	reserved
7:0	RW	0x00	gpio7c_sr GPIO7C slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

# GRF\_GPIO8L\_SR

Address: Operational Base + offset (0x0138)

GPIO8A/B SR control

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software;
15:8	RW	0×00	gpio8b_sr GPIO8B slew rate control for each bit 1'b0: slow (half frequency) 1'b1: fast

Bit	Attr	Reset Value	Description
			gpio8a_sr
7:0	RW	0×00	GPIO8A slew rate control for each bit
7:0		UXUU	1'b0: slow (half frequency)
			1'b1: fast

#### GRF\_GPIO1D\_P

Address: Operational Base + offset (0x014c)

GPIO1D PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0xaaaa	gpio1d_p GPIO1D PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

### GRF\_GPIO2A\_P

Address: Operational Base + offset (0x0150)

GPIO2A PU/PD control

Bit   Attr   Reset Value   Description		Bit Attr	r Reset Value	Description
--	--	----------	---------------	-------------

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software; When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0xaaaa	gpio2a_p GPIO2A PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO2B\_P

Address: Operational Base + offset (0x0154)

GPIO2B PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0xaaaa	gpio2b_p GPIO2B PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO2C\_P

Address: Operational Base + offset (0x0158)

GPIO2C PU/PD control

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
	_		gpio2c_p GPIO2C PU/PD programmation section, every GPIO bit corresponding to 2bits
15:0	RW	0xaaa5	2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up);
2		<b>\</b> \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO3A\_P

Address: Operational Base + offset (0x0160)

GPIO3A PU/PD control

Bit	Attr	Reset Value	Description
Dit	Acci	iteset value	Description

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5555	gpio3a_p GPIO3A PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

### GRF\_GPIO3B\_P

Address: Operational Base + offset (0x0164)

GPIO3B PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software;

Bit	Attr	Reset Value	Description
15:0	RW		gpio3b_p GPIO3B PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down);
			2'b11: Repeater(Bus keeper)

#### GRF\_GPIO3C\_P

Address: Operational Base + offset (0x0168)

GPIO3C PU/PD control

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
			gpio3c_p GPIO3C PU/PD programmation section, every GPIO bit corresponding to 2bits
15:0	RW	0xaaa5	2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up);
0		<b>\</b> '	2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO3D\_P

Address: Operational Base + offset (0x016c)

GPIO3D PU/PD control

Bit Attr Reset Value Description	Bit	Attr	Reset Value	Description
----------------------------------	-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software;
15:0	RW	0x5555	gpio3d_p GPIO3D PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO4A\_P

Address: Operational Base + offset (0x0170)

GPIO4A PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x5555	gpio4a_p GPIO4A PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO4B\_P

Address: Operational Base + offset (0x0174)

GPIO4B PU/PD control

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
	_	10	gpio4b_p GPIO4B PU/PD programmation section, every GPIO bit corresponding to 2bits
15:0	RW	0xaaa5	2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up);
0		<b>\</b> '	2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO4C\_P

Address: Operational Base + offset (0x0178)

GPIO4C PU/PD control

Bit	Attr	Reset Value	Description
-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5559	gpio4c_p GPIO4C PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO4D\_P

Address: Operational Base + offset (0x017c)

GPIO4D PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x5a99	gpio4d_p GPIO4D PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton);
			2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO5B\_P

Address: Operational Base + offset (0x0184)

GPIO5B PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
	_		gpio5b_p GPIO5B PU/PD programmation section, every GPIO bit corresponding to 2bits
15:0	RW	0x6559	2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up);
0		1	2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO5C\_P

Address: Operational Base + offset (0x0188)

GPIO5C PU/PD control

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0xaaa9	gpio5c_p GPIO5C PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO6A\_P

Address: Operational Base + offset (0x0190)

GPIO6A PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0xaaaa	gpio6a_p GPIO6A PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO6B\_P

Address: Operational Base + offset (0x0194)

GPIO6B PU/PD control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
	_		gpio6b_p GPIO6B PU/PD programmation section, every GPIO bit corresponding to 2bits
15:0	RW	0xaa96	2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up);
0		1	2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO6C\_P

Address: Operational Base + offset (0x0198)

GPIO6C PU/PD control

Bit	Attr	Reset Value	Description
-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5655	gpio6c_p GPIO6C PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

### GRF\_GPIO7A\_P

Address: Operational Base + offset (0x01a0)

GPIO7A PU/PD control

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x59aa	gpio7a_p GPIO7A PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO7B\_P

Address: Operational Base + offset (0x01a4)

GPIO7B PU/PD control

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
	_		gpio7b_p GPIO7B PU/PD programmation section, every GPIO bit corresponding to 2bits
15:0	RW	0xa696	2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up);
2		<b>\</b> \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO7C\_P

Address: Operational Base + offset (0x01a8)

GPIO7C PU/PD control

Bit	Attr	Reset Value	Description
-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5955	gpio7c_p GPIO7C PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

### GRF\_GPIO8A\_P

Address: Operational Base + offset (0x01b0)

GPIO8A PU/PD control

Bit	Attr	Reset Value	Description
31:16	RW	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x6555	gpio8a_p GPIO8A PU/PD programmation section, every GPIO bit corresponding to 2bits 2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up); 2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO8B\_P

Address: Operational Base + offset (0x01b4)

GPIO8B\_PU/PD control

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
	_	10,	gpio8b_p GPIO8B PU/PD programmation section, every GPIO bit corresponding to 2bits
15:0	RW	0хаааа	2'b00: Z(Noraml operaton); 2'b01: weak 1(pull-up);
0		<b>\</b> '	2'b10: weak 0(pull-down); 2'b11: Repeater(Bus keeper)

#### GRF\_GPIO1D\_E

Address: Operational Base + offset (0x01cc)

GPIO1D drive strength control

·			
Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x55aa	gpio1d_e GPIO1D drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO2A\_E

Address: Operational Base + offset (0x01d0)

GPIO2A drive strength control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0xaaaa	gpio2a_e GPIO2A drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO2B\_E

Address: Operational Base + offset (0x01d4)

GPIO2B drive strength control

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
			gpio2b_e GPIO2B drive strength control, every GPIO bit corresponding to 2bits
15:0	RW	0xaaaa	2'b00: 2mA 2'b01: 4mA
0		1	2'b10: 8mA 2'b11: 12mA

# GRF\_GPIO2C\_E

Address: Operational Base + offset (0x01d8)

GPIO2C drive strength control

Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5555	gpio2c_e GPIO2C drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO3A\_E

Address: Operational Base + offset (0x01e0)

GPIO3A drive strength control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0xaaaa	gpio3a_e GPIO3A drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO3B\_E

Address: Operational Base + offset (0x01e4)

GPIO3B drive strength control

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	WO	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
		A 1	When bit 31=0, bit 15 cannot be written by
		40}	software;
			gpio3b_e
			GPIO3B drive strength control, every GPIO bit
			corresponding to 2bits
15:0	RW	0x5955	2'b00: 2mA
			2'b01: 4mA
			2'b10: 8mA
			2'b11: 12mA

#### GRF\_GPIO3C\_E

Address: Operational Base + offset (0x01e8)

GPIO3C drive strength control

<u> </u>			
Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5565	gpio3c_e GPIO3C drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

### GRF\_GPIO3D\_E

Address: Operational Base + offset (0x01ec)

GPIO3D drive strength control

Bit	Attr	Reset Value	Description
31:16			write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by
			software;

Bit	Attr	Reset Value	Description
15:0	RW	0xaaaa	gpio3d_e GPIO3D drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO4A\_E

Address: Operational Base + offset (0x01f0)

GPIO4A drive strength control

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5955	gpio4a_e GPIO4A drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA
15.0		0,5353	2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

# GRF\_GPIO4B\_E

Address: Operational Base + offset (0x01f4)

GPIO4B drive strength control

Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5556	gpio4b_e GPIO4B drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO4C\_E

Address: Operational Base + offset (0x01f8)

GPIO4C drive strength control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x5555	gpio4c_e GPIO4C drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO4D\_E

Address: Operational Base + offset (0x01fc)

GPIO4D drive strength control

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
			gpio4d_e GPIO4D drive strength control, every GPIO bit corresponding to 2bits
15:0	RW	0x5555	2'b00: 2mA 2'b01: 4mA
2		<b>\</b> '	2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO5B\_E

Address: Operational Base + offset (0x0204)

GPIO5B drive strength control

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5555	gpio5b_e GPIO5B drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

### GRF\_GPIO5C\_E

Address: Operational Base + offset (0x0208)

GPIO5C drive strength control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x5555	gpio5c_e GPIO5C drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO6A\_E

Address: Operational Base + offset (0x0210)

GPIO6A drive strength control

Bit	Attr	Reset Value	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5555	gpio6a_e GPIO6A drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA
0	0	1	2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO6B\_E

Address: Operational Base + offset (0x0214)

GPIO6B drive strength control

3			
Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5555	gpio6b_e GPIO6B drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO6C\_E

Address: Operational Base + offset (0x0218)

GPIO6C drive strength control

Bit	Attr	<b>Reset Value</b>	Description
31:16	wo	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x5555	gpio6c_e GPIO6C drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO7A\_E

Address: Operational Base + offset (0x0220)

GPIO7A drive strength control

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
		TC,	gpio7a_e GPIO7A drive strength control, every GPIO bit corresponding to 2bits
15:0	RW	0x5555	2'b00: 2mA 2'b01: 4mA
2		//	2'b10: 8mA 2'b11: 12mA

# GRF\_GPIO7B\_E

Address: Operational Base + offset (0x0224)

GPIO7B drive strength control

_				
	Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5555	gpio7b_e GPIO7B drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

### GRF\_GPIO7C\_E

Address: Operational Base + offset (0x0228)

GPIO7C drive strength control

Bit	Attr	<b>Reset Value</b>	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;

Bit	Attr	Reset Value	Description
15:0	RW	0x5555	gpio7c_e GPIO7C drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO8A\_E

Address: Operational Base + offset (0x0230)

GPIO8A drive strength control

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by
			software; gpio8a_e GPIO8A drive strength control, every GPIO bit
15:0	RW	0x5555	corresponding to 2bits 2'b00: 2mA 2'b01: 4mA
2		1	2'b10: 8mA 2'b11: 12mA

#### GRF\_GPIO8B\_E

Address: Operational Base + offset (0x0234)

GPIO8B drive strength control

_				
	Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software; When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x5555	gpio8b_e GPIO8B drive strength control, every GPIO bit corresponding to 2bits 2'b00: 2mA 2'b01: 4mA 2'b10: 8mA 2'b11: 12mA

### GRF\_GPIO\_SMT

Address: Operational Base + offset (0x0240)

GPIO smitter control register

Bit	Attr	Reset Value	Description
31:16			write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software. When bit 31=1, bit 15 can be written by software;
			When bit 31=0, bit 15 cannot be written by software;
15:12	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			gpio8a1_smt
11	RW	01	GPIO8A_1 SMT control
11	KVV	0×1	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio8a0_smt
10	DW	0.41	GPIO8A_0 SMT control
10	RW	0×1	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio7c4_smt
9	RW	0×1	GPIO7C_4 SMT control
9	KVV	UXI	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio7c3_smt
8	RW	0×1	GPIO7C_3 SMT control
0	KVV	UXI	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio7c2_smt
7	RW	0×1	GPIO7C_2 SMT control
/	I VV	UXI	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio7c1_smt
6	RW	0×1	GPIO7C_1 SMT control
0	KVV	UXI	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio2c1_smt
5	RW	0×1	GPIO2C_1 SMT control
		OXI	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio2c0_smt
4	RW	0x1	GPIO2C_0 SMT control
_			1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
		/ /	gpio6b2_smt
3	RW	0x1	GPIO6B_2 SMT control
		OXI	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio6b1_smt
2	RW	0x1	GPIO6B_1 SMT control
		OXI	1'b0: No hysteresis
			1'b1: Schmitt trigger enabled
			gpio8a5_smt
1	RW	0x1	GPIO8A_5 SMT control
			1'b0: No hysteresis
			1'b1: Schmitt trigger enabled

Bit	Attr	Reset Value	Description
		0x1	gpio8a4_smt
	RW		GPIO8A_4 SMT control
U	KVV		1'b0: No hysteresis
			1'b1: Schmitt trigger enabled

### GRF\_SOC\_CON0

Address: Operational Base + offset (0x0244)

SoC control register 0

Bit	Attr	Reset Value	Description
	RW	0×0000	write_enable
31:16			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by software;
			When bit 17=1, bit 1 can be written by
			software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15	RW	0x0	pause_mmc_peri
			PERI MMC AHB bus arbiter pause control
14	RW	0x0	pause_emem_peri
			PERI EMEM AHB bus arbiter pause control
13	RW	0x0	pause_usb_peri
			PERI USB AHB bus arbiter pause control
12	RW	0x1	grf_force_jtag
			Force select jtag function from sdmmc0 IO
11	RW	0x1	grf_core_idle_req_mode_sel1
			core idle request mode selection 1
10	RW	0x1	grf_core_idle_req_mode_sel0
	RW	0×0	core idle request mode selection 0 ddr1_16bit_en
9			DDR Channel 1 interface 16bit enable
8	RW	0×0	ddr0_16bit_en
			DDR Channel 0 interface 16bit enable
			DDIX Sharmer o interface Tobic chabic

Bit	Attr	Reset Value	Description
7		0x0	vcodec_sel
	RW		vdpu vepu clock select
	KVV		1'b0: select vepu aclk as vcodec main clock
			1'b1: select vdpu aclk as vcodec main clock
		0×0	upctl1_c_active_in
			Channel 1 DDR clock active in
			External signal from system that flags if a
6	RW		hardware low power request can be accepted
			or should always be denied.
			1'b0: may be accepted
			1'b1: will be denied
		0×0	upctl0_c_active_in
			Channel 0 DDR clock active in
			External signal from system that flags if a
5	RW		hardware low power request can be accepted
			or should always be denied.
			1'b0: may be accepted
			1'b1: will be denied
4		0×1	msch1_mainddr3
	RW		Channel 1 DDR3 mode control
			1'b1: DDR3 mode
		0×1	msch0_mainddr3
3	RW		Channel 0 DDR3 mode control
			1'b1: DDR3 mode
2	RW	0x0	msch1_mainpartialpop
	1200		msch1_mainpartialpop bit control
1	RW	0x0	msch0_mainpartialpop
			msch0_mainpartialpop bit control
0	RO	0x0	reserved

# GRF\_SOC\_CON1

Address: Operational Base + offset (0x0248)

SoC control register 1

Bit	Attr	Reset Value	Description
		110000	

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15	RO	0x0	reserved
			rmii_mode
14	RW	0x1	RMII mode selection
			1'b1: RMII mode
			gmac_clk_sel
			RGMII clock selection
13:12	RW	0x0	2'b00: 125MHz
			2'b11: 25MHz
			2'b10: 2.5MHz
		• 6	rmii_clk_sel
11	RW	0x0	RMII clock selection
			1'b1: 25MHz
			1'b0: 2.5MHz
	A.		gmac_speed
10	RW	0x0	MAC speed 1'b1: 100-Mbps
		<sup>y</sup> C	1'b0: 10-Mbps
			gmac flowctrl
()			GMAC transmit flow control
			When set high, instructs the GMAC to transmit
9	RW	0×0	PAUSE Control frames in
=-			Full-duplex mode. In Half-duplex mode, the
			GMAC enables the Back-pressure
			function until this signal is made low again
			gmac_phy_intf_sel
			PHY interface select
8:6	RW	0×1	3'b001: RGMII
			3'b100: RMII
			All others: Reserved

Bit	Attr	Reset Value	Description
5	RW	I()x()	host_remap Host interface remap control
4:0	RO	0x0	reserved

Address: Operational Base + offset (0x024c) SoC control register 2

ontrol re Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15:14	RO	0x0	reserved
		• 6	upctl1_lpddr3_odt_en
13	RW	0x0	Channel 1 DDR odt enable in LPDDR3 mode
			1'b1: ODT enable
			1'b0: ODT disable
	RW	10.	upctl1_bst_diable
10		00	Channel 1 DDR controller burst termination
12		0×0	disable control
			1'b1: disable 1'b0: enable
1			lpddr3_en1
11	RW	0×0	Channel 1 LPDDR3 mode control
11	\ \ \ \ \ \ \ \ \ \ \ \	UXU	1'b1: LPDDR3 mode
	1		upctl0_lpddr3_odt_en
			Channel 0 DDR odt enable in LPDDR3 mode
10	RW	0x0	1'b1: ODT enable
			1'b0: ODT disable
			upctl0_bst_diable
9			Channel 0 DDR controller burst termination
	RW	0×0	disable control
			1'b1: disable
			1'b0: enable

Bit	Attr	Reset Value	Description
			lpddr3_en0
8	RW	0x0	Channel 0 LPDDR3 mode control
			1'b1: LPDDR3 mode
			grf_poc_flash0_ctrl
			Flash0 IO domain 1.8V selection source
			1'b0: GPIO3C_3 to decide the flash0 IO
7	RW	0×0	domain voltage, when GPIO3C_3 high, the
/	IX V V	0.00	voltage is 1.8V
			1'b1: grf_io_vsel[2] to decide the flash0 IO
			domain voltage, when grf_io_vsel[2] high, the
			voltage is 1.8V
		0x0	simcard_mux_sel
6	RW		sim card iomux solution selection
0	KVV		1'b1: use GPIO8A[5:2]
			1'b0: use GPIO8A[7:6] and GPIO8B[1:0]
5:2	RO	0x0	reserved
			grf_spdif_2ch_en
1	RW	0×1	SPDIF solution selection
1	KVV		1'b0: 8CH SPDIF
			1'b1: 2CH SPDIF
			pwm_sel
0	RW	0×0	PWM solution selection
			1'b1: RK PWM
			1'b0: PWM(old)

Address: Operational Base + offset (0x0250)

Bit	Attr	Reset Value	Description
			write_enable
		Y	bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;

Bit	Attr	Reset Value	Description
			rxclk_dly_ena_gmac
15	RW	0×0	RGMII RX clock delayline enable
15	IK VV	UXU	1'b1: enable
			1'b0: disable
		W 0x0	txclk_dly_ena_gmac
14	DW		RGMII TX clock delayline enable
14	KVV		1'b1: enable
			1'b0: disable
12.7	RW	0×10	clk_rx_dl_cfg_gmac
13:7	KVV	RW 0x10	RGMII RX clock delayline value
6.0	DW	0×10	clk_tx_dl_cfg_gmac
6:0	RW	RW 0×10	RGMII TX clock delayline value

Address: Operational Base + offset (0x0254)

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by
15	RW	0x0	software; dfi_eff_stat_en1 Channel 1 DFI monitor efficiency statistics enable
14	RW	0×0	dfi_eff_stat_en0 Channel 0 DFI monitor efficiency statistics enable
13	RW	0x0	mobile_ddr_sel  Mobile DDR selection in DFI monitor 1'b1: mobile DDR(LPDDR2/LPDDR3) 1'b0: DDR3
12:10	RW	0×1	host_I3_ocp_sconnect_grf Host interface I3_ocp_sconnect signal control

Bit	Attr	Reset Value	Description
9:8	RW	0x2	host_txport_rst_val_grf
9.0	KVV	UXZ	Host interface txport_rst_val signal control
7:6	RW	0×0	host_rxport_rst_val_grf
7.0	KVV	UXU	Host interface rxport_rst_val signal control
Е	DW	/ 0x0	host_wakereq_grf
5	RW		Host interface wakereq signal control
4:3	RW	0x0	host_eoi_in_grf
4.3			Host interface eoi_in signal control
2	DW	0x1	host_mstandy_in_grf
2	RW		Host interface mstandy_in signal control
4	DW	RW 0x1	host_mwait_grf
1	KVV		Host interface mwait signal control
	DW	0x1	host_sidle_req_grf
0	RW		Host interface sidle_req signal control

Address: Operational Base + offset (0x0258)

Bit	Attr	Reset Value	Description
			write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software .
31:16	RW	0×0000	When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by
2	5	1	software . When bit 31=0, bit 15 cannot be written by software;
15	RW	0x1	host_mux_sel Host interface mux selection 1'b1: 8bits input, 16bits output 1'b0: 8bits output, 16bits input
14	RW	0x0	tsp0_inout_sel TSP0 input/output selection 1'b1: output 1'b0: input

Bit	Attr	Reset Value	Description
			hsadc_clkout_en
13	RW	0×0	hsadc clkout enable
13	KVV	UXU	1'b1: hsadc_clkout
			1'b0: gps_clk
12:3	RW	0x190	host_fclk_freq_rst_val_grf
12.3			Host interface fclk_freq_rst_val signal control
			host_I3_iocp_mconnect_grf
2:1	RW	RW 0x3	Host interface I3_iocp_mconnect signal
			control
			host_I3_ocp_mdiscbehave_grf
0	RW	0x1	Host interface I3_ocp_mdiscbehave signal
			control

Address: Operational Base + offset (0x025c)

Bit	Attr	Reset Value	Description
31:16	RW	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software.
15	RW	0x1	When bit 31=0, bit 15 cannot be written by software; grf_hdmi_edp_sel HDMI source selection 1'b1: from HDMI controller 1'b0: from eDP controller
14	RW	0×0	dsi_csi_testbus_sel MIPI PHY TX1RX1 test bus source selection 1'b1: CSI host 1'b0: DSI host1
13	RW	0×0	hsadc_extclk_mux_sel HSADC external clock source selection 1'b1: GPIO7B[1] 1'b0: GPIO2B[2]

Bit	Attr	Reset Value	Description
			clk_27m_mux_sel
12	RW	0.40	27M clock input source selection
12	KVV	0x0	1'b1: GPIO0C[1]
			1'b0: GPIO0B[5]
11	RW	0×0	grf_con_dsi1_dpicolorm
11	KVV	UXU	DSI host1 dpicolorm bit control
10	RW	0×0	grf_con_dsi1_dpishutdn
10	KVV	UXU	DSI host1 dpishutdn bit control
			grf_con_dsi1_lcdc_sel
0	RW	0×0	DSI host1 data from VOP selection
9	KVV	UXU	1'b1: VOP LIT output to DSI host1
			1'b0: VOP BIG output to DSI host1
8	RW	0×0	grf_con_dsi0_dpicolorm
0	KVV	UXU	DSI host0 dpicolorm bit control
7	RW	0×0	grf_con_dsi0_dpishutdn
/	KVV	UXU	DSI host0 dpishutdn bit control
			grf_con_dsi0_lcdc_sel
6	DW	0.40	DSI host0 data from VOP selection
6	RW	0×0	1'b1: VOP LIT output to DSI host0
			1'b0: VOP BIG output to DSI host0
			grf_con_edp_lcdc_sel
5	RW	0×0	eDP data from VOP selection
5	KVV	UXU	1'b1: VOP LIT output to eDP
			1'b0: VOP BIG output to eDP
			grf_con_hdmi_lcdc_sel
4	RW	0.0	HDMI data from VOP selection
4	KVV	0x0	1'b1: VOP LIT output to HDMI
			1'b0: VOP BIG output to HDMI
			grf_con_lvds_lcdc_sel
3	RW	0x0	LVDS data from VOP selection
3	KVV	UXU	1'b1: VOP LIT output to LVDS
			1'b0: VOP BIG output to LVDS
			grf_con_iep_vop_sel
2	RW	0×0	IEP connect to VOP selection
_	, IVV	0.00	1'b1: IEP connect to VOP LIT
*			1'b0: IEP connect to VOP BIG
1			grf_con_isp_dphy_sel
	RW	0×0	ISP connect to MIPI PHY selection
	IZ VV	0x0	1'b1: MIPI PHY TX1RX1
			1'b0: MIPI PHY RX0
0	DW	0×0	grf_con_disable_isp
	RW	0x0	Disable ISP control

Address: Operational Base + offset (0x0260)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
			grf_lvds_pwrdwn
15	RW	0×0	LVDS PHY power down control
			1'b1: power down
			1'b0: power up
14	RO	0x0	reserved
			grf_lvds_lcdc_trace_sel
		0x0	LVDS IO used as trace bus enable
13	RW		1'b1: used as trace bus
			1'b0: used as LVDS IO or LCDC RGB output
		• ^ ^	port
12	RW	0x0	grf_lvds_con_enable_2
			LVDS controller enable_2 signal control
11	RW	0×0	grf_lvds_con_enable_1
			LVDS controller enable_1 signal control
10	RW	0x0	grf_lvds_con_den_polarity LVDS controller den_polarity signal control
9	RW	0x0	grf_lvds_con_hs_polarity
			LVDS controller hs_polarity signal control
8	RW	0x0	grf_lvds_con_clkinv LVDS controller clkinv signal control
			grf_lvds_con_startphase
7	RW	0x0	LVDS controller startphase signal control
	+		grf_lvds_con_ttl_en
6	RW	0x0	LVDS controller ttl_en signal control
			grf_lvds_con_startsel
5	RW	0x0	LVDS controller startsel signal control
		0x0	grf_lvds_con_chasel
4	RW		LVDS controller chasel signal control
			LVD3 CONTROLLE CHASEL SIGNAL CONTROL

Bit	Attr	Reset Value	Description
3	RW	0x0	grf_lvds_con_msbsel LVDS controller msbsel signal control
2:0	RW	0x0	grf_lvds_con_select
2.0	IXVV		LVDS controller select signal control

Address: Operational Base + offset (0x0264)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
	RW	0x0	grf_edp_hdcp_protect
15			eDP HDCP function protection
			1'b1: protect 1'b0: not protect
			grf_edp_bist_en
	RW	0×0	eDP PHY BIST function enabled
14			1'b1: enable
			1'b0: disable
			grf_edp_mem_ctrl_sel
1			eDP memory control selection
13	RW	0×0	1'b1: controlled by eDP controller internal
			logic
			1'b0: controlled by APB BUS
			grf_hdmi_cec_mux_sel
12	RW	0×0	HDMI cec source selection
12			1'b1: from GPIO7C[0]
			1'b0: from GPIO7C[7]

Bit	Attr	Reset Value	Description
			grf_dphy_tx0_forcetxstopmode
			MIPI DPHY TX0 force lane into transmit mode
11:8	RW	0x0	and generate stop sate.
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.
		0x0	grf_dphy_tx0_forcerxmode
			MIPI DPHY TX0 force lane into receive
7:4	RW		mode/wait for stop stat.
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.
		W 0xe	grf_dphy_tx0_turndisable
3:0	DW		MIPI DPHY TX0 disable turn around control
	KVV		Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.

Address: Operational Base + offset (0x0268)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
		\ \ \ \	When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
		\	
		Y C	When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
			grf_dphy_tx1rx1_enable
			MIPI DPHY TX1RX1 enable lane N
15:12	RW	0x0	$module(N=0\sim3).$
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.
			grf_dphy_tx1rx1_forcetxstopmode
			MIPI DPHY TX1RX1 force lane into transmit
11:8	RW	0x0	mode and generate stop sate.
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.

Bit	Attr	Reset Value	Description
		0x0	grf_dphy_tx1rx1_forcerxmode
			MIPI DPHY TX1RX1 force lane into receive
7:4	RW		mode/wait for stop stat.
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.
3:0		0xe	grf_dphy_tx1rx1_turndisable
	RW		MIPI DPHY TX1RX1 disable turn around
			control
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.

Address: Operational Base + offset (0x026c)

Attr	Reset Value	Description
		write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by
		software . When bit 16=0, bit 0 cannot be written by software;
RW	0×0000	When bit 17=1, bit 1 can be written by software.
		When bit 17=0, bit 1 cannot be written by software;
		)
		When bit 31=1, bit 15 can be written by software .
_	10,	When bit 31=0, bit 15 cannot be written by software;
	Y C	grf_dphy_rx0_enable
RW	0x0	MIPI DPHY RX0 enable lane N module( $N=0\sim3$ ).
)		Every bit for one lane, bit3 is for lane3, bit2 is for lane2, bit1 is for lane1, bit0 is for lane0.
		grf_dphy_rx0_forcetxstopmode MIPI DPHY RX0 force lane into transmit mode
RW	0x0	and generate stop sate.
		Every bit for one lane, bit3 is for lane3, bit2 is
		for lane2, bit1 is for lane1, bit0 is for lane0. grf_dphy_rx0_forcerxmode
		MIPI DPHY RX0 force lane into receive
RW	0x0	mode/wait for stop stat.
		Every bit for one lane, bit3 is for lane3, bit2 is for lane2, bit1 is for lane1, bit0 is for lane0.
	RW	RW 0x0000  RW 0x0

Bit	Attr	Reset Value	Description
3:0	RW	0xf	grf_dphy_rx0_turndisable
			MIPI DPHY RX0 disable turn around control
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.

Address: Operational Base + offset (0x0270)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
		• 6	gpio8_a2_fall_edge_irq_pd
15	RW	0x0	GIIO8A[2] fall edge interrupt pending status
	RW	0x0	1'b1: enable 1'b0: disable
			· · · · · · · · · · · · · · · · · · ·
			gpio8_a2_fall_edge_irq_en GIIO8A[2] fall edge interrupt enable
14			1'b1: enable
			1'b0: disable
			gpio8_a2_rise_edge_irq_pd
11	ŔW	0x0	GIIO8A[2] rise edge interrupt pending status
13			1'b1: enable
,			1'b0: disable
			gpio8_a2_rise_edge_irq_en
12	DW	0.0	GIIO8A[2] rise edge interrupt enable
12	RW	0x0	1'b1: enable
			1'b0: disable
			gpio7_c6_fall_edge_irq_pd
11	RW	0×0	GIIO7C[6] fall edge interrupt pending status
11			1'b1: enable
			1'b0: disable

Bit	Attr	Reset Value	Description
			gpio7_c6_fall_edge_irq_en
10	DW	0×0	GIIO7C[6] fall edge interrupt enable
	RW	UXU	1'b1: enable
			1'b0: disable
			gpio7_c6_rise_edge_irq_pd
0	RW	0×0	GIIO7C[6] rise edge interrupt pending status
9	KVV	UXU	1'b1: enable
			1'b0: disable
			gpio7_c6_rise_edge_irq_en
8	RW	0x0	GIIO7C[6] rise edge interrupt enable
0	INVV	UXU	1'b1: enable
			1'b0: disable
			gpio7_b3_fall_edge_irq_pd
7	RW	0x0	GIIO7B[3] fall edge interrupt pending status
/	IX V V	0.00	1'b1: enable
			1'b0: disable
			gpio7_b3_fall_edge_irq_en
6	RW	0x0	GIIO7B[3] fall edge interrupt enable
	IXVV	UXU	1'b1: enable
			1'b0: disable
			gpio7_b3_rise_edge_irq_pd
5	RW	0x0	GIIO7B[3] rise edge interrupt pending status
	IXVV	UXU	1'b1: enable
			1'b0: disable
			gpio7_b3_rise_edge_irq_en
4	RW	0x0	GIIO7B[3] rise edge interrupt enable
	IXVV	OXO .	1'b1: enable
			1'b0: disable
	RW	1 0	sd_detectn_fall_edge_irq_pd
		0×0	sdmmc detect_n fall edge interrupt pending
3			status
			1'b1: enable
			1'b0: disable
			sd_detectn_fall_edge_irq_en
		•	sdmmc0 detect_n signal fall edge interrupt
2	RW	0x0	enable
			1'b1: enable
			1'b0: disable
			sd_detectn_rise_edge_irq_pd
1	RW	0x0	sdmmc detect_n rise edge interrupt pending
			status
			1'b1: enable
			1'b0: disable

Bit	Attr	Reset Value	Description
			sd_detectn_rise_edge_irq_en
			sdmmc0 detect_n signal rise edge interrupt
0	RW	0x0	enable
			1'b1: enable
			1'b0: disable

Address: Operational Base + offset (0x0274)

Bit	Attr	Reset Value	Description
<b>Bit</b> 31:16	RW	Reset Value  0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software.
15:7	RW	0×000	When bit 31=0, bit 15 cannot be written by software;  grf_edp_frq_vid_ck_in  eDP PHY frequency information of vid_ck_in  frg_vid_ck_in<8:0>/8 = freq(vid_ck_in)/10
6	RW	0×0	grf_edp_vid_lock eDP PHY input video PLL stable indicator 1'b1: stable 1'b0: unstable
5	RW	0x0	grf_edp_iddq_en eDP PHY IDDQ enable 1'b0: disable 1'b1: enable, all circuits are power down, all IO are high-z
4	RW	0x1	grf_edp_ref_clk_sel eDP PHY reference clock source selection 1'b0: from PAD(IO_EDP_OSC_CLK_24M) 1'b1: from internal 24MHz or 27MHz clock
3	RW	0x0	grf_edp_dc_tp_i eDP PHY analog DC test point input
2	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			grf_filter_cnt_sel
1:0	RW	0x3	the counter select for sd card detect filter
			2'b00: 5ms
			2'b01: 15ms
			2'b10: 35ms
			2'b11: 50ms

Address: Operational Base + offset (0x0278)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0×0000	software.
31.13			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
		• ^ \	software;
	RW	0×0	grf_edp_tx_bscan_data
			eDP TX boundary data
15:12			bit0: boundary data to ch0
15.12			bit1: boundary data to ch1
			bit2: boundary data to ch2
			bit3: boundary data to ch3
			grf_edp_tx_bscan_en
11	RW	0x0	eDP TX boundary enable
			1'b0: disable
			1'b1: enable
10	RO	0x0	reserved
			grf_uart_rts_sel
9:5			UART polarity selection for rts port
	RW	0×00	Every bit for one UART, bit4 is for UART_EXP,
			bit3 is for UART_GPS, bit2 is for UART_DBG,
			bit1 is for UART_BB, bit0 is for UART_BT.
			1'b1: high asserted
			1'b0: low asserted

Bit	Attr	Reset Value	Description
4:0	RW		grf_uart_cts_sel UART polarity selection for cts port Every bit for one UART, bit4 is for UART_EXP, bit3 is for UART_GPS, bit2 is for UART_DBG, bit1 is for UART_BB, bit0 is for UART_BT. 1'b1: high asserted 1'b0: low asserted

Address: Operational Base + offset (0x027c)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
		•	When bit 31=0, bit 15 cannot be written by
			software;
4.5	RW	0x0	grf_dphy_tx1rx1_basedir
15			MIPI DPHY TX1RX1 base direction control
1.4	RW	0x0	grf_dphy_tx1rx1_masterslavez
14			MIPI DPHY TX1RX1 master/slave control
			dphy_rx1_src_sel
12	RW	0x0	MIPI DPHY RX1 source selection
13			1'b1: isp
			1'b0: csi host
12	DW	0.0	dphy_tx1rx1_enableclk
12	RW	0x0	MIPI DPHY TX1RX1 enable clock Lane module
11	RO	0x0	reserved
10:3	RW	0×00	dphy_rx0_testdin
10.5		0,000	MIPI DPHY RX0 test bus input data
2	RW	0×0	dphy_rx0_testen
	INVV	UXU	MIPI DPHY RX0 test bus enable
1	RW	W 1()Y()	dphy_rx0_testclk
_	1		MIPI DPHY RX0 test bus clock

Bit	Attr	Reset Value	Description
0	0 RW	(() <b>y</b> ()	dphy_rx0_testclr
U			MIPI DPHY RX0 test bus clear control

Address: Operational Base + offset (0x0280)

SoC status register 0

Bit	Attr	Reset Value	Description
			ddrupctl1_bbflags
			DDR channel 1 NIF output vector which
			provides combined information about the
31:16	RW	0×0000	status of each memory bank. The
31.10	KVV	00000	de-assertion is based on when precharge,
			activates, reads/writes.
			Bit0 indication Bank0 busy, bit1 indication
			Bank1 busy, and so on.
		0x0000	ddrupctl0_bbflags
			DDR channel 0 NIF output vector which
			provides combined information about the
15:0	RW		status of each memory bank. The
15.0	IX V V		de-assertion is based on when precharge,
			activates, reads/writes.
			Bit0 indication Bank0 busy, bit1 indication
			Bank1 busy, and so on.

#### GRF\_SOC\_STATUS1

Address: Operational Base + offset (0x0284)

SoC status register 1

Bit	Attr	Reset Value	Description
			gmac_portselect
31	DW	0×0	MAC Port Select
31	RW	UXU C	A high indicates an MII interface, and a low a
			GMII interface.
30:26	RO	0x0	reserved
25:22	DW	0.40	hsic_stat_ehci_lpsmc_state
25:22	RW	0x0	HSIC ehci_lpsmc_state bit status
21:16	RW	(0x(0))	hsic_stat_ehci_usbsts
			HSIC ehci_usbsts bit status

Bit	Attr	Reset Value	Description
			ddrupctl1_stat
			3'b000: Init_mem
			3'b001: Config
			3'b010: Config_req
15:13	RW	0x0	3'b011: Access
			3'b100: Access_req
			3'b101: Low_power
			3'b110: Low_power_entry_req
			3'b111: Low_power_exit_req
			ddrupctl0_stat
			3'b000: Init_mem
			3'b001: Config
			3'b010: Config_req
12:10	RW	0x0	3'b011: Access
			3'b100: Access_req
			3'b101: Low_power
			3'b110: Low_power_entry_req
			3'b111: Low_power_exit_req
	514	V 0×0	newpll_lock
9	RW		NEW PLL lock status
0	D)A/	0.0	generalpll_lock
8	RW	0x0	GENERAL PLL lock status
7	5147	00	codecpll_lock
7	RW	0x0	CODEC PLL lock status
	DVA	200	armpll_lock
6	RW	0x0	ARM PLL lock status
_			ddrpll_lock
5	RW	0x0	DDR PLL lock status
			newpll_clk
4	RW	W 0x0	NEW PLL clock output
			generalpll_clk
3	RW	0x0	GENERAL PLL clock output
2	RW	0x0	codecpll_clk
2			CODEC PLL clock output
	RW	0×0	armpll_clk
1			ARM PLL clock output
			ddrpll_clk
0	RW	0x0	DDR PLL clock output
			a a a a a a a a a a a a a a a a a a a

Address: Operational Base + offset (0x0288)

SoC status register 2

Bit	Attr	Reset Value	Description
31	RO	0x0	reserved

Bit	Attr	Reset Value	Description
20	DW	00	usbhost0_stat_ohci_bufacc
30	RW	0x0	USB HOST0 ohci_bufacc signal status
20	RW	0×0	usbhost0_stat_ohci_rmtwkp
29	KVV	UXU	USB HOST0 ohci_rmtwkp signal status
20.27	RW	0×0	usbhost0_utmi_linestate
28:27	KVV	UXU	USB HOST0 utmi_linestate signal status
26	RW	0×0	usbhost0_stat_ohci_drwe
20	KVV	UXU	USB HOST0 ohci_drwe signal status
25	RW	0×0	usbhost0_stat_ohci_rwe
25	KVV	UXU	USB HOST0 ohci_rwe signal status
24	RW	0×0	usbhost0_stat_ohci_ccs
24	KVV	UXU	USB HOST0 ohci_ccs signal status
23	RW	0×0	usbhost1_utmiotg_iddig
23	KVV	UXU	USB HOST1 utmiotg_iddig signal status
22:21	RW	W 0x0	usbhost1_utmi_linestate
22.21	KVV		USB HOST1 utmi_linestate signal status
20	RW	W 0x0	usbhost1_utmisrp_bvalid
20	KVV		USB HOST1 utmisrp_bvalid signal status
19	RW	/ 0x0	usbhost1_utmiotg_vbusvalid
19	KVV	0.00	USB HOST1 utmiotg_vbusvalid signal status
18	RW	0×0	usbhost1_chirp_on
10	IXVV	0.00	USB HOST1 chirp_on signal status
17	RW	W 0×0	usbotg_utmiotg_iddiq
17	IXVV	0.00	USB OTG utmiotg_iddig signal status
16:15	RW	0x0	usbotg_utmi_linestate
10.15	IXVV	UXU	USB OTG utmi_linestate signal status
14	RW	0x0	usbotg_utmisrp_bvalid
17	IXVV	0.00	USB OTG utmisrp_bvalid
13	RW	0x0	usbotg_utmiotg_vbusvalid
15	IZ VV	0.00	USB OTG utmiotg_vbusvalid signal status
12	RO	0x0	reserved
11	RW	0×0	hsic_stat_ehci_xfer_prdc
		0x0	HSIC ehci_xfer_prdc signal status
10:0	RW	V (()γ()()() ▼	hsic_stat_ehci_xfer_cnt
10.0	12 4 4		HSIC ehci_xfer_cnt signal status

Address: Operational Base + offset (0x028c)

SoC status register 3

Bit	Attr	<b>Reset Value</b>	Description
31:0	:0 RW	0×00000000	nif0_fifo0
51.0		oxecce co	DDR channel0 NIF interface FIFO0 status

#### **GRF\_SOC\_STATUS4**

Address: Operational Base + offset (0x0290)

SoC status register 4

Bit	Attr	Reset Value	Description
31:0	RW	$10\times00000000$	nif0_fifo1 DDR channel0 NIF interface FIFO1 status

#### **GRF\_SOC\_STATUS5**

Address: Operational Base + offset (0x0294)

SoC status register 5

Bit	Attr	Reset Value	Description
31:0 R\	RW	0×00000000	nif0_fifo2
31.0	KVV	000000000	DDR channel0 NIF interface FIFO2 status

#### **GRF\_SOC\_STATUS6**

Address: Operational Base + offset (0x0298)

SoC status register 6

Bit	Attr	Reset Value	Description
21.0	RW	0.0000000	nif0_fifo3
31:0	KVV	0x00000000	DDR channel0 NIF interface FIFO3 status

#### **GRF\_SOC\_STATUS7**

Address: Operational Base + offset (0x029c)

SoC status register 7

Bit	Attr	Reset Value	Description
31:0	RW	0x00000000	nif1_fifo0 DDR channel1 NIF interface FIFO0 status

#### **GRF\_SOC\_STATUS8**

Address: Operational Base + offset (0x02a0)

SoC status register 8

Bit	Attr	Reset Value	Description
31:0	RW	10×0000000	nif1_fifo1 DDR channel1 NIF interface FIFO1 status

# **GRF\_SOC\_STATUS9**

Address: Operational Base + offset (0x02a4)

SoC status register 9

Bit	Attr	Reset Value	Description
31:0	RW	0×00000000	nif1_fifo2
31.0	IXVV	0.00000000	DDR channel1 NIF interface FIFO2 status

#### **GRF\_SOC\_STATUS10**

Address: Operational Base + offset (0x02a8)

SoC status register 10

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
31:0	RW	$10\times00000000$	nif1_fifo3 DDR channel1 NIF interface FIFO3 status

Address: Operational Base + offset (0x02ac)

SoC status register 11

Bit	Attr	Reset Value	Description
			dfi0_eff_wr_num
31:0	RW	0x00000000	DDR channel0 DFI interface write command
			number

#### GRF\_SOC\_STATUS12

Address: Operational Base + offset (0x02b0)

SoC status register 12

Bit	Attr	Reset Value	Description
31:0	RW		dfi0_eff_rd_num DDR channel0 DFI interface read command number

#### **GRF SOC STATUS13**

Address: Operational Base + offset (0x02b4)

SoC status register 13

Bit	Attr	Reset Value	Description
			dfi0_eff_act_num
31:0	RW	0x00000000	DDR channel0 DFI interface active command
			number

#### GRF\_SOC\_STATUS14

Address: Operational Base + offset (0x02b8)

SoC status register 14

Bit	Attr	<b>Reset Value</b>	Description
			dfi0_timer_val
31:0	RW	0x00000000	DDR channel0 DFI interface statistics timer
			value

### **GRF\_SOC\_STATUS15**

Address: Operational Base + offset (0x02bc)

SoC status register 15

Bit	Attr	Reset Value	Description
			dfi1_eff_wr_num
31:0	RW	0x00000000	DDR channel1 DFI interface write command
			number

#### **GRF\_SOC\_STATUS16**

Address: Operational Base + offset (0x02c0)

SoC status register 16

Bit	Attr	Reset Value	Description
			dfi1_eff_rd_num
31:0	RW	0x00000000	DDR channel1 DFI interface read command
			number

# GRF\_SOC\_STATUS17

Address: Operational Base + offset (0x02c4)

SoC status register 17

Bit	Attr	Reset Value	Description
			dfi1_eff_act_num
31:0	RW	0x00000000	DDR channel1 DFI interface active command
			number

### **GRF\_SOC\_STATUS18**

Address: Operational Base + offset (0x02c8)

SoC status register 18

Bit	Attr	Reset Value	Description
31:0	RW		dfi1_timer_val DDR channel1 DFI interface statistics timer value

#### **GRF\_SOC\_STATUS19**

Address: Operational Base + offset (0x02cc)

SoC status register 19

Bit	Attr	Reset Value	Description
31	RW	00	usbhost1_fsvminus
31	KVV	0x0	USB HOST1 PHY fsvminus bit status
30	RW 🔺	0×0	usbhost1_fsvplus
30	KW	UXU	USB HOST1 PHY fsvplus bit status
29	RW	0×0	usbhost1_chgdet
29	KW	UXU	USB HOST1 PHY charge detect status
28	RW	0×0	usbhost0_fsvminus
20	RW	0x0	USB HOST0 PHY fsvminus bit status
27	RW	0x0	usbhost0_fsvplus
27			USB HOSTO PHY fsvplus bit status
26	RW	0x0	usbhost0_chgdet
20			USB HOST0 PHY charge detect status
25	RW	0×0	usbotg_fsvminus
23			USB OTG PHY fsvminus bit status
24	RW	0×0	usbotg_fsvplus
24	KVV	UXU	USB OTG PHY fsvplus bit status
22	DW	0x0	usbotg_chgdet
23	RW		USB OTG PHY charge detect status
22:14	RO	0x0	reserved

Bit	Attr	Reset Value	Description
13:11	RW	00	host_I3_ocp_sconnect
13.11	KVV	0×0	Host interface L3 OCP sconnect status
10	RW	0×0	host_I3_ocp_tactive
10	KVV	UXU	Host interface L3 OCP tactive status
9:8	RW	0×0	host_I3_ocp_mconnect
9.0	KVV	UXU	Host interface L3 OCP mconnect status
7	RW	0x0	host_wakeack
/	KVV		Host interface wakeack status
6:5	RW	0x0	host_eoi_out
0.5			Host interface eoi_out status
4	RW	0×0	host_mwait_out
7			Host interface mwait_out status
3	RW	W 0x0	host_mwakeup
3			Host interface mwakeup status
2	RW	N 0x0	host_mstandby
_	KVV		Host interface mstandby status
1.0	DW	0.0	host_sidle_ack
1:0	KW	RW 0x0	Host interface sidle ack

Address: Operational Base + offset (0x02d0)

SoC status register 20

Bit	Attr	Reset Value	Description
			host_geno
		• 6	Host interface geno bit stauts
31:0	RW	0x00000000	The GENI GENO is a mechanism that allows
			the 2 chip to exchange flags (interupts), up to
			32 independent flags are available.

# GRF\_SOC\_STATUS21

Address: Operational Base + offset (0x02d4)

SoC status register 21

Bit	Attr	Reset Value	Description
31:26	RW	0×00	usbhost0_stat_ehci_usbsts
31.20	KVV	0x00	USB host0 ehci_usbsts bit status
25:15	RW	0×000	usbhost0_stat_ehci_xfer_cnt
25.15	KVV	UXUUU	USB host0 ehci_xfer counter status
14	RW	0x0	usbhost0_stat_ehci_xfer_prdc
14			USB host0 ehci_xfer_prdc bit status
13:10	RW	0x0	usbhost0_stat_ehci_lpsmc_state
13.10			USB host0 ehci_lpsmc_state bit status
9	RW	W 0x0	usbhost0_stat_ehci_bufacc
9	KVV		USB host0 ehci_bufacc bit status
8	DW	$W = I(I) \times I(I)$	usbhost0_stat_ohci_globalsuspend
0	RW		USB host0 ohci_globalsuspend bit status

Bit	Attr	Reset Value	Description
7:0	RW	(() <b>x</b> ()()	dphy_rx0_testdout
			MIPI DPHY RX0 test bus data output

#### GRF\_PERIDMAC\_CON0

Address: Operational Base + offset (0x02e0) PERI DMAC control register 0

Bit	Attr	Reset Value	Description
			wirte_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	WO	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software.
			When bit 31=0, bit 15 cannot be written by
			software;
	RW		peridmac_boot_addr peridmac_boot_addr[19:12]
			PERI DMAC boot_addr[19:12] input control
15:8		0x00	Configures the address location that contains
			the first instruction the DMAC executes, when
			it exits from reset.
	_	0xf	peridmac_boot_periph_ns
			peridmac_boot_periph_ns[19:16]
			PERI DMAC boot_peri_ns input control
7.4	RW		Controls the security state of a peripheral
7:4			request interface, when the PERI DMAC exits
			from reset.
			Note: PERI DMAC don't support secure
			feature, these bits don't need to be configured
			peridmac_boot_manager_ns
			PERI DMAC boot_manager_ns input control
			When the DMAC exits from reset , this signal
3			controls the security state of the DMA
	RW	0x1	manager thread:
			1'b0: assigns DMA manager to the secure
			state
			1'b1: assigns DMA manager to the Non-secure state
			State

Bit	Attr	Reset Value	Description
			grf_drtype_peridmac
			PERI DMAC type of acknowledgement or
			request for peripheral signals:
2:1	RW	0x1	2'b00: single level request
			2'b01: burst level request
			2'b10: acknowledging a flush request
			2'b11: reserved
	RW	0x0	peridmac_boot_from_pc
			PERI DMAC boot_from_pc input control
			Controls the location in which the DMAC0
			executes its initial instruction, after it exits
0			from reset :
U			1'b0: DMAC waits for an instruction from APB
			interface
			1'b1: DMAC manager thread executes the
			instruction that is located at the address that
			boot_addr[31:0] provided.

# GRF\_PERIDMAC\_CON1

Address: Operational Base + offset (0x02e4)

PERI DMAC control register 1

Bit	Attr	Reset Value	Description
31:16	wo	0x0000	wirte_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software.
			When bit 31=0, bit 15 cannot be written by software;
15:12	RO	0x0	reserved
11:0	RW	0x000	peridmac_boot_addr peridmac_boot_addr[31:20] PERI DMAC boot_addr[31:20] input control Configures the address location that contains the first instruction the DMAC executes, when it exits from reset.

#### **GRF\_PERIDMAC\_CON2**

Address: Operational Base + offset (0x02e8)

PERI DMAC control register 2

Bit	Attr	Reset Value	Description
31:16	WO	0×0000	wirte_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software . When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software . When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0xffff	peridmac_boot_irq_ns PERI DMAC boot_irq_ns input control Controls the security state of an event-interrupt resource , when the PERI DMAC exits from reset. Note : PERI DMAC don't support secure feature, these bits don't need to be configured.

# **GRF\_PERIDMAC\_CON3**

Address: Operational Base + offset (0x02ec)

PERI DMAC control register 3

Bit	Attr	Reset Value	Description
		<b>/</b>	wirte_enable
			bit0~15 write enable
	$\cup$		When bit 16=1, bit 0 can be written by
	~		software .
<b>Y</b>		_	When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	WO	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;

Bit	Attr	Reset Value	Description
		0xffff	peridmac_boot_periph_ns
15:0			PERI DMAC boot_peri_ns input control
	RW		Controls the security state of a peripheral
			request interface, when the DMAC exits from
	KVV		reset.
			Note: PERI DMAC don't support secure
			feature, these bits don't need to be
			configured.

**GRF\_DDRC0\_CON0**Address: Operational Base + offset (0x02f0)

DDRC0 control register 0

Bit	Attr	Reset Value	Description
31:16	RW	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by
15:13	RO	0x0	software; reserved
12:11	RW	0x0	ddr0_dto_lb DDR0 DTO I/O internal loopback enable
10:9	RW	0x0	ddr0_dto_te DDR0 DTO I/O on-die termination enable
8:7	RW	0x0	ddr0_dto_pdr DDR0 DTO I/O receiver power down
6:5	RW	0x0	ddr0_dto_pdd DDR0 DTO I/O driver power down
4:3	RW	0x0	ddr0_dto_iom DDR0 DTO I/O mode select
2:1	RW	0x0	ddr0_dto_oe DDR0 DTO I/O output enable
0	RW	0×0	ddr0_ato_ae Enables, if set, the analog test output I/O. Connects to the AE pin of the analog test output I/O

# GRF\_DDRC1\_CON0

Address: Operational Base + offset (0x02f4)

DDRC1 control register 0

Bit	Attr	Reset Value	Description
<b>Bit</b> 31:16	Attr	Reset Value  0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software;
			When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:13	RO	0x0	reserved
12:11	RW	0×0	ddr1_dto_lb DDR1 DTO I/O internal loopback enable
10:9	RW	0x0	ddr1_dto_te DDR1 DTO I/O on-die termination enable
8:7	RW	0x0	ddr1_dto_pdr DDR1 DTO I/O receiver power down
6:5	RW	0x0	ddr1_dto_pdd DDR1 DTO I/O driver power down
4:3	RW	0x0	ddr1_dto_iom DDR1 DTO I/O mode select
2:1	RW	0x0	ddr1_dto_oe DDR1 DTO I/O output enable
0	RW	0x0	ddr1_ato_ae Enables, if set, the analog test output I/O. Connects to the AE pin of the analog test output I/O

#### GRF\_CPU\_CON0

Address: Operational Base + offset (0x02f8)

CPU control register 0

Bit	Attr	<b>Reset Value</b>	Description
-----	------	--------------------	-------------

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software.
			When bit 31=0, bit 15 cannot be written by
			software;
15	RW 0x1	0x1	cfgaddrfilt_en_grf
			A17 cfgaddrfilt_en bit control
14	RO	0x0	reserved
		0×0	cfgend_a17
13:10 R	RW		A17 cfgend bit control
			Every bit for one core, bit3 is for core3, bit2 is
			for core2, bit1 is for core1, bit0 is for core0.
9	RW	0x1	tpiu_ctl_grf
			tpiu_ctl bit control
8:5	RW	0x1	cs_instid_grf
			Coresight cs_instid bit control
4	RW	0x0	
			I1rstdisable_grf
	<b>A</b>	10 .	A17 l1rstdisable bit control
3:0	RW	0x0	Every bit for one core, bit3 is for core3, bit2 is
		, C	for core2, bit1 is for core1, bit0 is for core0.
			not corez, bitt is for coret, bitt is for cored.

# GRF\_CPU\_CON1

Address: Operational Base + offset (0x02fc)

CPU control register 1

	Bit	Attr	Reset Value	Description
--	-----	------	-------------	-------------

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software . When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software . When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x0ff0	cfgaddrfilt_start_grf A17 non secure filter start address[15:0]

# GRF\_CPU\_CON2

Address: Operational Base + offset (0x0300)

CPU control register 2

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
		`^^	software .
		10)	When bit 16=0, bit 0 cannot be written by
			software;
		, ( ) '	When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
		\ C	When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15:0	RW	0x0fff	cfgaddrfilt_end_grf
15.0	1	OXOIII	A17 non secure filter end address[15:0]

# GRF\_CPU\_CON3

Address: Operational Base + offset (0x0304)

CPU control register 3

Bit	Attr	Reset Value	Description
			2 000pu.o

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:12	RO	0x0	reserved
11:8	RW	0x0	cfgnmfi_a17 A17 cfgnmfi bit control Every bit for one core, bit3 is for core3, bit2 is for core2, bit1 is for core1, bit0 is for core0.
7:4	RW	0x0	cfgaddrfilt_end_grf A17 non secure filter end address[19:16]
3:0	RW	0×0	cfgaddrfilt_start_grf A17 non secure filter start address[19:16]

GRF\_CPU\_CON4
Address: Operational Base + offset (0x0308)
CPU control register 4

Bit	Attr	Reset Value	Description
			write_enable
		Y C	bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;

Bit	Attr	Reset Value	Description
15:13	RW	0x1	I2_mem_ema_grf
15.15	RVV		L2 memory EMA control
12:10	DW	0x1	owl_mem_ema_grf
12:10	RW		A17 memory EMA control
9	DW	0x0	evento_clear
9	RW		A17 evento clear bit control
8	RW	0x0	eventi_a17
0	KVV		A17 eventi bit control
7:4	RO	0x0	reserved
3:0	RW	0×0	teinit_a17
			A17 teinit bit control
			Every bit for one core, bit3 is for core3, bit2 is
			for core2, bit1 is for core1, bit0 is for core0.

# **GRF\_CPU\_STATUS0**

Address: Operational Base + offset (0x0318)

CPU status register 0

Bit	Attr	Reset Value	Description
31:15	RO	0x0	reserved
14	RW	0x0	evento_rising_edge
14			evento signal rising edge
	RW	0x0	owl_pmupl1_grf
13:10			A17 PMU Privilege level 1 event
13.10			Every bit for one core, bit3 is for core3, bit2 is
			for core2, bit1 is for core1, bit0 is for core0.
	RW	0x0	owl_pmupl2_grf
0.6			A17 PMU Privilege level 2 event
9:6			Every bit for one core, bit3 is for core3, bit2 is
			for core2, bit1 is for core1, bit0 is for core0.
	RW	0x0	owl_pmusecure_grf
5:2			A17 pmu secure event
5.2			Every bit for one core, bit3 is for core3, bit2 is
			for core2, bit1 is for core1, bit0 is for core0.
1	RW	0x0	jtagnsw_st_grf
			JTAG nsw status
0	RW	0×0	jtagtop_st_grf
			JTAG top status

# GRF\_UOCO\_CONO

Address: Operational Base + offset (0x0320)

UOC0 control register 0

Bit	Attr	Reset Value	Description
			•

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15	RW	0×0	usbotg_linestate_irq_pd
13	KVV	UXU	USB OTG linestate interrupt pending bit
14	RW	0×0	usbotg_linestate_irq_en
14	KVV	UXU	USB OTG line state interrupt enable
			usbotg_siddq
			USB OTG IDDQ test enable
13	RW	0×0	This test signal enables you to perform IDDQ
13		OXU	testing by powering down all analog blocks.
			1'b1: The analog blocks are powered down.
			1'b0: The analog blocks are powered up.
			usbotg_port_reset
			USB OTG per-port reset
			When asserted, this customer-specific signal
		, ( ) '	resets the corresponding
			port transmit and receive logic without
			disabling the clocks within the PHY.
12	RW	0x0	1'b1: The transmit and receive finite state
			machines (FSMs) are reset, and the line_state
1			logic combinatorially reflects the state of the
			single-ended receivers.
			1'b0: The transmit and receive FSMs are
			operational, and the line_state logic becomes
			sequential after 11 PHYCLOCK cycles.
11:10	RO	0x0	reserved
9:8	RW	0×0	usbotg_scaledown_mode
J.U	1744	0.0	USB OTG scale down mode control

Bit	Attr	Reset Value	Description
			usbotg_tune
	D.W.		USB OTG VBUS valid threshold adjustment
			This bus adjusts the voltage level for the VBUS
			Valid threshold.
			3'b111: +9%
7:5		0x4	3'b110: +6%
7.5	RW		3'b101: +3%
			3'b100: Design default
			3'b011: -3%
			3'b010: -6%
			3'b001: -9%
			3'b000: -12%
			usbotg_disable
4	DW	00	USB OTG block disable
4	RW	0x0	1'b1: the USB OTG block is power down
			1'b0: the USB OTG block is power up
			usbotg_compdistune
			Disconnect Threshold Adjustment
			This bus adjusts the voltage level for the
			threshold used to detect
			a disconnect event at the host.
			3'b111: +4.5%
3:1	RW	0x4	3'b110: +3%
			3'b101: +1.5%
			3'b100: Design default
			3'b011: -1.5%
			3'b010: -3%
			3'b001: -4.5%
			3'b000: -6%
		19	usbotg_common_on_n
	RW	0×1	USB OTG common block power-down control
			This signal controls the power-down signals in
			the XO, Bias, and PLL blocks when the USB 2.0
12			PHY is in Suspend or Sleep mode.
0			1'b1: In Suspend mode, the XO, Bias, and PLL
			blocks are powered down. In Sleep mode, the
			Bias and PLL blocks are powered down.
			1'b0: In Suspend mode, the XO, Bias, and PLL
			blocks remain powered in Suspend mode. In
			Sleep mode, if the reference clock is a crystal,
			the XO block remains powered.

# GRF\_UOCO\_CON1

Address: Operational Base + offset (0x0324)

UOC0 control register 1

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
			usbotg_txrisetune
			USB OTG HS transmitter rise/fall time
			adjustment
			This bus adjusts the rise/fall times of the
15:14	RW	0x1	high-speed waveform.
			2'b11: -20%
			2'b10: -15%
			2'b01: design default
			2'b00: +10%
		• 6	usbotg_txhsxvtune
		A	USB OTG transmitter high-speed crossover
			adjustment This has adjusts the veltage at which the DR
			This bus adjusts the voltage at which the DP
13:12	RW	0x3	and DM signals cross while transmitting in HS mode.
			2'b11: Default setting
		7	2'b10: +15 mV
			2'b01: -15 mV
			2'b00: Reserved

Bit	Attr	Reset Value	Description
			usbotg_txvreftune
			USB OTG HS DC voltage level adjustment
			This bus adjusts the high-speed DC level
			voltage.
			4'b1111: +8.75%
			4'b1110: +7.5%
			4'b1101: +6.25%
			4'b1100: +5%
		0x3	4'b1011: +3.75%
11:8	RW		4'b1010: +2.5%
11.0	KVV	UXS	4'b1001: +1.25%
			4'b1000: Design default
			4'b0111: -1.25%
			4'b0110: -2.5%
			4'b0101: -3.75%
			4'b0100: -5%
			4'b0011: -6.25%
			4'b0010: -7.5%
			4'b0001: -8.75%
			4'b0000: -10%
			usbotg_txfslstune
	RW	0x3	USB OTG FS/LS source impedance
			adjustment
			This bus adjusts the low- and full-speed
			single-ended source
			impedance while driving high. The following
7:4			adjustment values are based on nominal
			process, voltage, and temperature.
			4'b1111: -5%
			4'b0111: -2.5%
			4'b0011: Design default
			4'b0001: +2.5%
			4'b0000: +5%
3			usbotg_txpreemppulsetune
	RW	0x0	USB OTG HS transmitter pre-emphasis
			duration control
			This signal controls the duration for which the
			HS pre-emphasis current is sourced onto DP0
			or DM0. transition in HS mode.
			1'b1: 1X, short pre-emphasis current duration
			1'b0: (desian default) 2X, long pre-emphasis
			currrent duration

Bit	Attr	Reset Value	Description
			usbotg_sqrxtune
			USB OTG squelch threshold adjustment
			This bus adjusts the voltage level for the
			threshold used to detect valid high-speed
			data.
			3'b111: -20%
2:0	RW	0x3	3'b110: -15%
			3'b101: -10%
			3'b100: -5%
			3'b011: Design default
			3'b010: +5%
			3'b001: +10%
			3'b000: +15%

Address: Operational Base + offset (0x0328) UOC0 control register 2

control r	egister z		
Bit	Attr	Reset Value	Description
31:16	RW	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by
			software;
7	7		usbotg_acaenb USB OTG ACA ID_OTG pin resistance detection enable
15	RW	0×0	1'b1: enable detection on resistance on the ID_OTG pin of an ACA 1'b0: disable detection on resistance on the ID_OTG pin of an ACA

Bit	Attr	Reset Value	Description
			usbotg_dcdenb
			USB OTG data contact detection enable
1.4	DW	0.40	1'b1: IDP_SRC current is sourced onto DP,
14	RW	0x0	pull-down resistance on DMA is enabled
			1'b0: IDP_SRC current is disable, pull-down
			resistance on DM is disabled
13	RO	0x0	reserved
			usbotg_txrestune
			USB OTG source impedance adjustment
			2'b11: source impedance is desreased by
			4ohm
12:11	RW	0x1	2'b10: source impedance is desreased by
			2ohm
			2'b01: design default
			2'b00: source impedance is desreased by
			1.5ohm
			usbotg_sleepm
			USB OTG sleep mode enable
10	RW	0×1	Asserting this signal place the USB PHY in
10		OXI	sleep mode.
			1'b0: sleep mode enable
			1'b1: normal mode
9	RO	0x0	reserved
			usbotg_retenable_n
8	RW	0x1	USB OTG retention mode enable
		OXI	0: retention mode enable
			1: retention mode disable
			usbotg_vdatsrcenb
7	RW 🔺	0x0	USB OTG battery charging sourcing select
		UXU	1'b1: data source voltage is enable
		Y C	1'b0: data source voltage is disable
			usbotg_vdatdetenb
			USB OTG battery charging attach/connect
6	RW	0x0	detection enable
			1'b1: enable
			1'b0: disable
			usbotg_chrgsel
	RW	0×0	USB OTG battery charging source select
5			1'b1: data source voltage is sourced onto DM
			and sunk from DP
			1'b0: data source voltage is sourced onto DP
			and sunk from DM

Bit	Attr	Reset Value	Description
			usbotg_txpreempamptune
			2'b11: 3X pre-emphasis current
4:3	RW	0×1	2'b10: 2X pre-emphasis current
4:3	KVV	UXI	2'b01: 1X pre-emphasis current
			2'b00: HS Transmitter Pre-Emphasis is
			disabled
			usbotg_soft_con_sel
2	RW	0x0	1'b0: software control usb otg disable
			1'b1: software control usb otg enable
			usbotg_vbusvldextsel
			USB OTG external VBUS valid select
			This signal selects the VBUSVLDEXT input or
			the internal Session Valid comparator to
1	RW	0x0	indicate when the VBUS signal on the USB
			cable is valid.
			1'b1: The VBUSVLDEXT input is used.
			1'b0: The internal Session Valid comparator is
			used.
			usbotg_vbusvldext
			USB OTG external VBUS valid indicator
			This signal is valid in Device mode and only
			when the VBUSVLDEXTSEL signal is set to 1.
			VBUSVLDEXT indicates whether the VBUS
0	RW	0×0	signal on the USB cable is valid. In addition,
ľ		oxe -	BUSVLDEXT enables the pullup resistor on the
			D+ line.
		107	1'b1: The VBUS signal is valid, and the pull-up
			resistor on D+ is enabled.
			1'b0: The VBUS signal is not valid, and the
			pull-up resistor on D+ is disabled.

Address: Operational Base + offset (0x032c)

ı							
I	Bit	Attr	Reset Value	Description			

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15	RW	0x0	usbotg_dbnce_fltr_bypass
			USB OTG debounce filter bypass enable
14	RO	0x0	reserved
			usbotg_iddiq_sel
13	RW	0x0	USB OTG iddig soft control enable
		0.00	1'b1: software control
			1'b0: hardware control
12	RW	0x0	usbotg_iddiq
		0.00	USB OTG iddig software control bit
11:8	RO	0x0	reserved
		0x0	usbotg_bypasssel
			transmitter digital bypass select
7	RW		1'b1: transmitter digital bypass mode is
			enabled
			1'b0: transmitte digital bypass mode is
		Y . C	disabled
			usbotg_bypassdmen
			DM0 transmitter digital bypass enable
6	RW	0x0	1'b1: DM0 FS/LS driver is enabled and driven
			with the BYPASSDPDATA0 signals
			1'b0: DM0 FS/LS driver is disabled in
			transmitter digital byapss mode
	RW	0×0	usbotg_utmi_termselect
5			USB OTG utmi termination select
			1'b1: full speed terminations are enabled
			1'b0: high speed terminations are enabled

Bit	Attr	Reset Value	Description
			usbotg_utmi_xcvrselect
			USB OTG utmi transceiver select
			2'b11: sends an LS packet on an FS bus or
4:3	RW	0x0	receives an LS packet
			2'b10: LS transceiver
			2'b01: FS transceiver
			2'b00: HS transceiver
		0×0	usbotg_utmi_opmode
			USB OTG utmi operation mode
	RW		This controller bus selects the UTMI+
			operation mode
2:1			2'b11: normal operation without SYNC or EOP
			generation
			2'b10: disable bit stuffing and NRZI encoding
			2'b01: no-driving
			2'b00: normal
			usbotg_utmi_suspend_n
0	RW	0v1	USB OTG suspend mode enable
U		0x1	1'b1: normal operation mode
			1'b0: suspend mode

Address: Operational Base + offset (0x0330)

CONTROLL			
Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software;
15:8	RO	0x0	reserved
7	RW	0×0	usbotg_id_fall_edge_irq_pd USB OTG id fall edge interrupt pending bit, write 1 to this bit , it will be cleared.

Bit	Attr	Reset Value	Description
6	RW	0×0	usbotg_id_fall_edge_irq_en
0	KVV	UXU	USB OTG id fall edge interrupt enable
			usbotg_id_rise_edge_irq_pd
5	RW	0×0	USB OTG id rise edge interrupt pending bit,
3	I VV	OXO	write 1 to this bit , it will be cleared.
4	RW	0×0	usbotg_id_rise_edge_irq_en
7	KVV	UXU	USB OTG id rise edge interrupt enable
			usbotg_bvalid_irq_pd
3	RW	0x0	USB OTG bvalid interrupt pending bit, write 1
			to this bit, it will be cleared.
2	RW	0x0	usbotg_bvalid_irq_en
2			USB OTG bvalid interrupt enable
			linestate_cnt_sel
		0x3	linestate signal filter time select
1:0	D\M		2'b00: 100us
1.0	KVV		2'b01: 500us
			2'b10: 2.5ms
			2'b11: 15ms

Address: Operational Base + offset (0x0334)

COLLEGE	egister u	/ 	
Bit	Attr	Reset Value	Description
		• .	write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by software.
		10,	When bit 16=0, bit 0 cannot be written by software;
		7 6	When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
1	7		software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15	RW	/ 0.0	usbhost0_linestate_irq_pd
13	IK VV	0x0	USB HOST0 linestate interrupt pending bit
14	RW	0.40	usbhost0_linestate_irq_en
14	IK VV	0x0	USB HOSTO line state interrupt enable

Bit	Attr	Reset Value	Description
			usbhost0_siddq
			USB HOST0 IDDQ test enable
13	RW	0×0	This test signal enables you to perform IDDQ
13	KVV	UXU	testing by powering down all analog blocks.
			1'b1: The analog blocks are powered down.
			1'b0: The analog blocks are powered up.
			usbhost0_port_reset
			USB HOST0 per-port reset
			When asserted, this customer-specific signal
			resets the corresponding
			port transmit and receive logic without
			disabling the clocks within the PHY.
12	RW	0x0	1'b1: The transmit and receive finite state
			machines (FSMs) are reset, and the line_state
			logic combinatorially reflects the state of the
			single-ended receivers.
			1'b0: The transmit and receive FSMs are
			operational, and the line_state logic becomes
			sequential after 11 PHYCLOCK cycles.
11	RW	0x1	usbhost0_word_if
		ON 1	USB HOST0 word_if bit control
10	RW	0×0	usbhost0_sim_mode
			USB HOST0 sim_mode bit control
9	RW	0x1	usbhost0_incrx_en
			USB HOST0 incrx_en bit control
8	RW	0x1	usbhost0_incr8_en
			USB HOST0 incr8_en bit control
			usbhost0_tune
	A.		USB HOST0 VBUS valid threshold adjustment
			This bus adjusts the voltage level for the VBUS
		Y	Valid threshold.
			3'b111: +9%
7:5	RW	0x4	3'b110: +6%
	~	*	3'b101: +3% 3'b100: Design default
		<u> </u>	3'b011: -3%
			3'b010: -6%
			3'b001: -9%
			3'b000: -12%
			_
4	RW	0x0	
			•
4	RW	0×0	usbhost0_disable USB HOST0 block disable 1'b1: the USB HOST0 block is power down 1'b0: the USB HOST0 block is power up

Bit	Attr	Reset Value	Description
			usbhost0_compdistune
			USB HOST0 disconnect threshold adjustment
			This bus adjusts the voltage level for the
			threshold used to detect
			a disconnect event at the host.
			3'b111: +4.5%
3:1	RW	0x4	3'b110: +3%
			3'b101: +1.5%
			3'b100: Design default
			3'b011: -1.5%
			3'b010: -3%
			3'b001: -4.5%
			3'b000: -6%
			usbhost0_common_on_n
			USB HOST0 common block power-down
			control
			This signal controls the power-down signals in
			the XO, Bias, and PLL blocks when the USB 2.0
			PHY is in Suspend or Sleep mode.
0	RW	0x1	1'b1: In Suspend mode, the XO, Bias, and PLL
			blocks are powered down. In Sleep mode, the
			Bias and PLL blocks are powered down.
			1'b0: In Suspend mode, the XO, Bias, and PLL
			blocks remain powered in Suspend mode. In
			Sleep mode, if the reference clock is a crystal,
		•	the XO block remains powered.

Address: Operational Base + offset (0x0338)

Bit	Attr	Reset Value	Description

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
31:16	RW	0×0000	When bit 17=1, bit 1 can be written by software.
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
			usbhost0_txrisetune
			USB HOSTO HS transmitter rise/fall time
			adjustment
			This bus adjusts the rise/fall times of the
15:14	RW	0x1	high-speed waveform.
			2'b11: -20%
			2'b10: -15%
			2'b01: design default
			2'b00: +10%
			usbhost0_txhsxvtune
		*^^	USB HOST0 transmitter high-speed crossover
		10)	adjustment
			This bus adjusts the voltage at which the DP
13:12	RW	0x3	and DM signals cross while transmitting in HS
			mode.
		\ C	2'b11: Default setting
			2'b10: +15 mV
			2'b01: -15 mV
1			2'b00: Reserved

Bit	Attr	Reset Value	Description
			usbhost0_txvreftune
			USB HOST0 HS DC voltage level adjustment
			This bus adjusts the high-speed DC level
			voltage.
			4'b1111: +8.75%
			4'b1110: +7.5%
			4'b1101: +6.25%
			4'b1100: +5%
			4'b1011: +3.75%
11:8	RW	0x3	4'b1010: +2.5%
11.0	KVV	UXS	4'b1001: +1.25%
			4'b1000: Design default
			4'b0111: -1.25%
			4'b0110: -2.5%
			4'b0101: -3.75%
			4'b0100: -5%
			4'b0011: -6.25%
			4'b0010: -7.5%
			4'b0001: -8.75%
			4'b0000: -10%
			usbhost0_txfslstune
			USB HOST0 FS/LS source impedance
			adjustment
			This bus adjusts the low- and full-speed
			single-ended source
		• ^ \	impedance while driving high. The following
7:4	RW	0x3	adjustment values are based on nominal
			process, voltage, and temperature.
		, ( ) }	4'b1111: -5%
			4'b0111: -2.5%
			4'b0011: Design default
			4'b0001: +2.5%
			4'b0000: +5%
			usbhost0_txpreemppulsetune
			USB HOSTO HS transmitter pre-emphasis
			duration control
			This signal controls the duration for which the
3	RW	0x0	HS pre-emphasis current is sourced onto DP0
			or DM0. transition in HS mode.
			1'b1: 1X, short pre-emphasis current duration
			1'b0: (desian default) 2X, long pre-emphasis
			currrent duration

Bit	Attr	Reset Value	Description
			usbhost0_sqrxtune
			USB HOST0 squelch threshold adjustment
			This bus adjusts the voltage level for the
			threshold used to detect valid high-speed
			data.
			3'b111: -20%
2:0	RW	0x3	3'b110: -15%
			3'b101: -10%
			3'b100: -5%
			3'b011: Design default
			3'b010: +5%
			3'b001: +10%
			3'b000: +15%

Address: Operational Base + offset (0x033c)

control register 2			
Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15	RW	0×0	usbhost0_acaenb USB HOST0 ACA ID_OTG pin resistance detection enable 1'b1: enable detection on resistance on the
			ID_OTG pin of an ACA 1'b0: disable detection on resistance on the ID_OTG pin of an ACA

Bit	Attr	Reset Value	Description
			usbhost0_dcdenb
			USB HOSTO data contact detection enable
1.4	DW	00	1'b1: IDP_SRC current is sourced onto DP,
14	RW	0x0	pull-down resistance on DMA is enabled
			1'b0: IDP_SRC current is disable, pull-down
			resistance on DM is disabled
13	RW	0×0	usbhost0_app_prt_ovrcur
13	KVV	UXU	USB HOST0 app_prt_ovrcur bit control
			usbhost0_txrestune
			USB HOST0 source impedance adjustment
			2'b11: source impedance is desreased by
			4ohm
12:11	RW	0x1	2'b10: source impedance is desreased by
			2ohm
			2'b01: design default
			2'b00: source impedance is desreased by
			1.5ohm
			usbhost0_sleepm
			USB HOST0 sleep mode enable
10	RW	0×1	Asserting this signal place the USB PHY in
			sleep mode.
			1'b0: sleep mode enable
			1'b1: normal mode
9	RW	0×0	usbhost0_autoppd_on_overcur
9	IXVV	0.00	USB HOST0 autoppd_on_overcur bit control
		`A^	usbhost0_retenable_n
8	RW	0×1	USB HOST0 retention mode enable
	IXVV	OXI	0: retention mode enable
			1: retention mode disable
			usbhost0_vdatsrcenb
7	RW	0×0	USB HOST0 battery charging sourcing select
<b>'</b>		0x0	1'b1: data source voltage is enable
			1'b0: data source voltage is disable
			usbhost0_vdatdetenb
			USB HOST0 battery charging attach/connect
6	RW	0x0	detection enable
			1'b1: enable
			1'b0: disable
			usbhost0_chrgsel
			USB HOST0 battery charging source select
5	RW	0×0	1'b1: data source voltage is sourced onto DM
J			and sunk from DP
			1'b0: data source voltage is sourced onto DP
			and sunk from DM

Bit	Attr	Reset Value	Description
			usbhost0_txpreempamptune
			2'b11: 3X pre-emphasis current
4:3	RW	0x1	2'b10: 2X pre-emphasis current
4.3	KVV	UXI	2'b01: 1X pre-emphasis current
			2'b00: HS Transmitter Pre-Emphasis is
			disabled
			usbhost0_soft_con_sel
2	RW	0x0	1'b0: software control usb host0 disable
			1'b1: software control usb host0 enable
			usbhost0_vbusvldextsel
			USB HOST0 external VBUS valid select
			This signal selects the VBUSVLDEXT input or
		0×0	the internal Session Valid comparator to
1	RW		indicate when the VBUS signal on the USB
			cable is valid.
			1'b1: The VBUSVLDEXT input is used.
			1'b0: The internal Session Valid comparator is
			used.
			usbhost0_vbusvldext
			USB HOST0 external VBUS valid indicator
			This signal is valid in Device mode and only
			when the VBUSVLDEXTSEL signal is set to 1.
		0x0	VBUSVLDEXT indicates whether the VBUS
0	RW		signal on the USB cable is valid. In addition,
			BUSVLDEXT enables the pullup resistor on the
			D+ line.
		10	1'b1: The VBUS signal is valid, and the pull-up
			resistor on D+ is enabled.
	<u> </u>	, ( ) 7	1'b0: The VBUS signal is not valid, and the
			pull-up resistor on D+ is disabled.

Address: Operational Base + offset (0x0340)

control of officer o							
I	Bit	Attr	Reset Value	Description			

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15	RW	0x0	usbhost0_ohci_susp_lgcy
		UXU	USB HOST0 ohci_susp_lgcy bit control
14	RW	0x0	usbhost0_ohci_cntsel
- '	IXVV	0.00	USB HOST0 ohci_cntsel bit control
13	RW	0x0	usbhost0_utmiotg_idpullup
	1200	UXU	USB HOST0 idpullup bit control
12	RW	0×1	usbhost0_utmiotg_dppulldown
			USB HOST0 dppulldown bit control
11	RW	0x1	usbhost0_utmiotg_dmpulldown
			USB HOST0 dmpulldown bit control
10	RW	0×1	usbhost0_utmiotg_drvvbus
			USB HOST0 drvvbus bit contrl
9:7	RO	0x0	reserved
6	RW A	0x1	usbhost0_ohci_clkcktrst
	IXVV	UXI	USB HOST0 ohci_clkcktrst bit conrol
		Y C	usbhost0_utmi_termselect
5	RW	0x0	USB HOST0 utmi termination select
	S KVV	UKU T	1'b1: full speed terminations are enabled
			1'b0: high speed terminations are enabled
<b>&gt;</b>		₩	usbhost0_utmi_xcvrselect
			USB HOST0 utmi transceiver select
			2'b11: sends an LS packet on an FS bus or
4:3	RW	0x0	receives an LS packet
			2'b10: LS transceiver
			2'b01: FS transceiver
			2'b00: HS transceiver

Bit	Attr	Reset Value	Description
			usbhost0_utmi_opmode
			USB HOST0 utmi operation mode
			This controller bus selects the UTMI+
			operation mode
2:1	RW	0x0	2'b11: normal operation without SYNC or EOP
			generation
			2'b10: disable bit stuffing and NRZI encoding
			2'b01: no-driving
			2'b00: normal
			usbhost0_utmi_suspend_n
0	RW	0x1	USB HOST0 suspend mode enable
	IK VV		1'b1: normal operation mode
			1'b0: suspend mode

**GRF\_UOC1\_CON4**Address: Operational Base + offset (0x0344)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
		1 U' .	
			When bit 31=1, bit 15 can be written by
		Y' C	software.
			When bit 31=0, bit 15 cannot be written by
			software;
15	RW	0x1	usbhost0_incr4_en
		*	USB HOST0 incr4_en bit control
14	RW	0x1	usbhost0_incr16_en
			USB HOST0 incr16_en bit control
13	RW	0x0	usbhost0_hubsetup_min
			USB HOST0 hubsetup_min bit control
12	RW	0x0	usbhost0_app_start_clk
			USB HOST0 app_start_clk bit control
11:6	RW	0x20	usbhost0_fladj_val_common
			USB HOST0 fladj_val_common bit control
5:0	RW	0x20	usbhost0_fladj
			USB HOSTO fladj bit control

Address: Operational Base + offset (0x0348)

Bit	Attr	<b>Reset Value</b>	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
1.	DW	00	usbhost1_linestate_irq_pd
15	RW	0x0	USB HOST1 linestate interrupt pending bit
14	RW	0×0	usbhost1_linestate_irq_en
14	KVV	UXU	USB HOST1 line state interrupt enable
			usbhost1_siddq
	RW		USB HOST1 IDDQ test enable
13		0.0	This test signal enables you to perform IDDQ
13		0x0	testing by powering down all analog blocks.
			1'b1: The analog blocks are powered down.
			1'b0: The analog blocks are powered up.
		2	usbhost1_port_reset
			USB HOST1 per-port reset
			When asserted, this customer-specific signal
		11	resets the corresponding
			port transmit and receive logic without
			disabling the clocks within the PHY.
12	RW	0x0	1'b1: The transmit and receive finite state
			machines (FSMs) are reset, and the line_state
			logic combinatorially reflects the state of the
			single-ended receivers.
			1'b0: The transmit and receive FSMs are
			operational, and the line_state logic becomes
			sequential after 11 PHYCLOCK cycles.
11:8	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			usbhost1_tune
			USB HOST1 VBUS valid threshold adjustment
			This bus adjusts the voltage level for the VBUS
			Valid threshold.
			3'b111: +9%
7:5	RW	0x4	3'b110: +6%
7.5	KVV	084	3'b101: +3%
			3'b100: Design default
			3'b011: -3%
			3'b010: -6%
			3'b001: -9%
			3'b000: -12%
			usbhost1_disable
4	RW	0×0	USB HOST1 block disable
4	KVV	UXU	1'b1: the USB HOST1 block is power down
			1'b0: the USB HOST1 block is power up
			usbhost1_compdistune
			USB HOST1 disconnect threshold adjustment
			This bus adjusts the voltage level for the
			threshold used to detect
			a disconnect event at the host.
			3'b111: +4.5%
3:1	RW	0x4	3'b110: +3%
			3'b101: +1.5%
			3'b100: Design default
			3'b011: -1.5%
			3'b010: -3%
			3'b001: -4.5%
			3'b000: -6%
			usbhost1_common_on_n
			USB HOST1 common block power-down
			control
			This signal controls the power-down signals in
1			the XO, Bias, and PLL blocks when the USB 2.0
			PHY is in Suspend or Sleep mode.
0	RW	0x1	1'b1: In Suspend mode, the XO, Bias, and PLL
			blocks are powered down. In Sleep mode, the
			Bias and PLL blocks are powered down.
			1'b0: In Suspend mode, the XO, Bias, and PLL
			blocks remain powered in Suspend mode. In
			Sleep mode, if the reference clock is a crystal,
			the XO block remains powered.

Address: Operational Base + offset (0x034c)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
			usbhost1_txrisetune
			USB HOST1 HS transmitter rise/fall time
			adjustment
			This bus adjusts the rise/fall times of the
15:14	RW	0x1	high-speed waveform.
			2'b11: -20%
			2'b10: -15%
			2'b01: design default
			2'b00: +10%
			usbhost1_txhsxvtune
		• 1	USB HOST1 transmitter high-speed crossover
		40	adjustment
			This bus adjusts the voltage at which the DP
13:12	RW	0.73	and DM signals cross while transmitting in HS
13.12	KW	0x3	mode.
			2'b11: Default setting
			2'b10: +15 mV
			2'b01: -15 mV
142			2'b00: Reserved

Bit	Attr	Reset Value	Description
			usbhost1_txvreftune
			USB HOST1 HS DC voltage level adjustment
			This bus adjusts the high-speed DC level
			voltage.
			4'b1111: +8.75%
			4'b1110: +7.5%
			4'b1101: +6.25%
			4'b1100: +5%
			4'b1011: +3.75%
11:8	RW	0x3	4'b1010: +2.5%
11.0	IN VV	0.0.3	4'b1001: +1.25%
			4'b1000: Design default
			4'b0111: -1.25%
			4'b0110: -2.5%
			4'b0101: -3.75%
			4'b0100: -5%
			4'b0011: -6.25%
			4'b0010: -7.5%
			4'b0001: -8.75%
			4'b0000: -10%
			usbhost1_txfslstune
			USB HOST1 FS/LS source impedance
			adjustment
			This bus adjusts the low- and full-speed
		• ^ <	single-ended source
			impedance while driving high. The following
7:4	RW	0x3	adjustment values are based on nominal
			process, voltage, and temperature.
		, ( ) }	4'b1111: -5%
			4'b0111: -2.5%
			4'b0011: Design default
			4'b0001: +2.5%
			4'b0000: +5%
1			usbhost1_txpreemppulsetune
			USB HOST1 HS transmitter pre-emphasis
			duration control
			This signal controls the duration for which the
3	RW	0x0	HS pre-emphasis current is sourced onto DP0
			or DM0. transition in HS mode.
			1'b1: 1X, short pre-emphasis current duration
			1'b0: (desian default) 2X, long pre-emphasis
			currrent duration

Bit	Attr	Reset Value	Description
			usbhost1_sqrxtune
			USB HOST1 squelch threshold adjustment
			This bus adjusts the voltage level for the
			threshold used to detect valid high-speed
			data.
			3'b111: -20%
2:0	RW	0x3	3'b110: -15%
			3'b101: -10%
			3'b100: -5%
			3'b011: Design default
			3'b010: +5%
			3'b001: +10%
			3'b000: +15%

Address: Operational Base + offset (0x0350)

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15	RW	0×0	usbhost1_acaenb USB HOST1 ACA ID_OTG pin resistance detection enable 1'b1: enable detection on resistance on the ID_OTG pin of an ACA 1'b0: disable detection on resistance on the ID_OTG pin of an ACA

Bit	Attr	Reset Value	Description
			usbhost1_dcdenb
			USB HOST1 data contact detection enable
1 4	DW	0.40	1'b1: IDP_SRC current is sourced onto DP,
14	RW	0x0	pull-down resistance on DMA is enabled
			1'b0: IDP_SRC current is disable, pull-down
			resistance on DM is disabled
13	RO	0x0	reserved
			usbhost1_txrestune
			USB HOST1 source impedance adjustment
			2'b11: source impedance is desreased by
			4ohm
12:11	RW	0x1	2'b10: source impedance is desreased by
			2ohm
			2'b01: design default
			2'b00: source impedance is desreased by
			1.5ohm
			usbhost1_sleepm
			USB HOST1 sleep mode enable
10	RW	0×1	Asserting this signal place the USB PHY in
	KVV	OXI	sleep mode.
			1'b0: sleep mode enable
			1'b1: normal mode
9	RO	0x0	reserved
			usbhost1_retenable_n
8	RW	0x1	USB HOST1 retention mode enable
		OXI	0: retention mode enable
			1: retention mode disable
			usbhost1_vdatsrcenb
7	RW 🔈	0x0	USB HOST1 battery charging sourcing select
,	KW		1'b1: data source voltage is enable
		Y C	1'b0: data source voltage is disable
			usbhost1_vdatdetenb
			USB HOST1 battery charging attach/connect
6	RW	0x0	detection enable
			1'b1: enable
*			1'b0: disable
			usbhost1_chrgsel
			USB HOST1 battery charging source select
5	RW	/ 0x0	1'b1: data source voltage is sourced onto DM
)			and sunk from DP
			1'b0: data source voltage is sourced onto DP
			and sunk from DM

Bit	Attr	Reset Value	Description
			usbhost1_txpreempamptune
			2'b11: 3X pre-emphasis current
4:3	RW	0×1	2'b10: 2X pre-emphasis current
4.3	KVV	UXI	2'b01: 1X pre-emphasis current
			2'b00: HS Transmitter Pre-Emphasis is
			disabled
			usbhost1_soft_con_sel
2	RW	0x0	1'b0: software control usb host1 disable
			1'b1: software control usb host1 enable
			usbhost1_vbusvldextsel
			USB HOST1 external VBUS valid select
			This signal selects the VBUSVLDEXT input or
			the internal Session Valid comparator to
1	RW	0x0	indicate when the VBUS signal on the USB
			cable is valid.
			1'b1: The VBUSVLDEXT input is used.
			1'b0: The internal Session Valid comparator is
			used.
			usbhost1_vbusvldext
			USB HOST1 external VBUS valid indicator
			This signal is valid in Device mode and only
			when the VBUSVLDEXTSEL signal is set to 1.
			VBUSVLDEXT indicates whether the VBUS
0	RW	0×0	signal on the USB cable is valid. In addition,
U		0.00	BUSVLDEXT enables the pullup resistor on the
		~^	D+ line.
		10}	1'b1: The VBUS signal is valid, and the pull-up
			resistor on D+ is enabled.
		, ( ) 7	1'b0: The VBUS signal is not valid, and the
			pull-up resistor on D+ is disabled.

Address: Operational Base + offset (0x0354)

ı	on the order of						
I	Bit	Attr	Reset Value	Description			

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15:14	RW	0×0	usbhost1_scaledown_mode
			USB HOST1 scale down mode control
13	RW	0×0	usbhost1_utmiotg_idpullup
			USB HOST1 idpullup bit control
12	RW	0x1	usbhost1_utmiotg_dppulldown
			USB HOST1 dppulldown bit control
11	RW	0x1	usbhost1_utmiotg_dmpulldown
			USB HOST1 dmpulldown bit control
10	RW	0x1	usbhost1_utmiotg_drvvbus USB HOST1 drvvbus bit contrl
9:6	RO	0x0	reserved
9.0	KU	UXU	usbhost1 utmi termselect
		0x0	USB HOST1 utmi termination select
5	RW		1'b1: full speed terminations are enabled
	A	10	1'b0: high speed terminations are enabled
			usbhost1_utmi_xcvrselect
		, (	USB HOST1 utmi transceiver select
	RW		2'b11: sends an LS packet on an FS bus or
4:3		0×0	receives an LS packet
			2'b10: LS transceiver
			2'b01: FS transceiver
			2'b00: HS transceiver
	<u>l</u>	l	

Bit	Attr	Reset Value	Description
			usbhost1_utmi_opmode
			USB HOST1 utmi operation mode
			This controller bus selects the UTMI+
		0×0	operation mode
2:1	RW		2'b11: normal operation without SYNC or EOP
			generation
			2'b10: disable bit stuffing and NRZI encoding
			2'b01: no-driving
			2'b00: normal
	DW	0x1	usbhost1_utmi_suspend_n
0			USB HOST1 suspend mode enable
	RW		1'b1: normal operation mode
			1'b0: suspend mode

Address: Operational Base + offset (0x0358)

CONTLOI	cgister o	, 	
Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software . When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software .
	Ĉ	600	When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15	RO	0x0	reserved
14	RW	0x0	hsicphy_soft_con_sel HSIC PHY software control enale
13	RW	0×1	hsicphy_txbitstuffenh HSIC high byte transmit bit-stuffing enable this controller signal controls biy stuffing on DATAIN[15:8] when OPMODE[1:0]=2'b11 1'b1: bit stuffing is enabled 1'b0: bit stuffing is disabled

Bit	Attr	Reset Value	Description
			hsicphy_txbitstuffen
			HSIC low byte transmit bit-stuffing enable
			this controller signal controls biy stuffing on
12	RW	0x1	DATAIN[7:0] when OPMODE[1:0]=2'b11
			1'b1: bit stuffing is enabled
			1'b0: bit stuffing is disabled
			hsichhy_siddq
11	DW	0.40	HSIC SIDDQ test enable
11	RW	0x0	1'b1: the analog blocks are power down
			1'b0: the analog blocks are power up
			hsicphy_port_reset
			HSIC per-port reset
			when asserted, this customer-specific signal
			reset the corresponding prot's transmit and
10	RW	0x0	receive logic without disabling the clocks
			within the HSIC PHY
			1'b1: the transmit and receive FSMs are reset
			1'b0: tjhe transmit and receive FSMs are
			operational
			hsicphy_txsrtune
			drive slew rate adjustment
			4'b1111: +20%
9:6	RW	0x3	4'b0111: +10%
			4'b0011: design default
		•	4'b0001: -10%
			4'b0000: -20%
		10)	hsicphy_txrpdtune
			HSIC driver pull-down impedance adjustment
5:4	RW	0x2	2'b11: -5%
	KW	UXZ	2'b10: design default
			2'b01: +5%
			2'b00: +11%
			hsicphy_txrputune
1			HSIC driver pull-up impedance adjustment
3:2	RW	0x2	2'b11: -5%
			2'b10: design default
			2'b01: +5%
			2'b00: +11%
			hsicphy_dmpulldown
1	RW	0x1	HSIC bus keepers resistor enable
			This control signal selects the HSIC PHY to
			operate as a host or deivce.

Bit	Attr	Reset Value	Description
	RW	0×1	hsicphy_dppulldown
			HSIC bus keepers resistor enable
0			This control signal detects that the HSIC PHY
			is being used as a host.

Address: Operational Base + offset (0x035c)

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15:5	RO	0x0	reserved
			hsic_utmi_xcvrselect
			HSIC PHY transceiver select
4	RW	0x0	1'b1: transceiver is in suspend, resume or
		10'	connect mode
			1'b0: transceiver is in HS mode
		Y' C	hsic_utmi_opmode
			HSIC PHY operation mode
			2'b11: normal mode without SYNC or EOP
3:2	RW	0x0	generation
		•	2'b10: disable bit stuffing and NRZI encodeing
			2'b01: Non-driving
			2'b00: normal
			hsic_utmi_suspend_n
			HSIC PHY suspend mode enable
1	RW	0x1	Asserting this signal places the HSIC PHY in
			suspend mode.
			1'b1: normal mode
			1'b0: suspend mode

Bit	Attr	Reset Value	Description
	RW		hsic_utmi_sleep_n
			HSIC PHY sleep mode enable
0			Asserting this signal places the HSIC PHY in
O			sleep mode.
			1'b1: normal mode
			1'b0: sleep mode

Address: Operational Base + offset (0x0360)

control r	Attr		Description
		Reset Value  0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by
15:14	RW	0×0	software; drvvbus_out_sel0 USB PHY drv vbus output select 0 2'b00: USB OTG drv vbus 2'b01: USB HOST0 drv vbus 2'b1x: USB HOST1 drv vbus
13:12	RW	0x1	drvvbus_out_sel1 USB PHY drv vbus output select 1 2'b00: USB OTG drv vbus 2'b01: USB HOST0 drv vbus 2'b1x: USB HOST1 drv vbus
11:10	RO	0x0	reserved
9	RW	0x0	hsic_app_prt_ovrcur HSIC app_prt_ovrcur bit control
8	RW	0x0	hsic_autoppd_on_overcur HSIC autoppd_on_overcur bit control
7	RW	0x1	hsic_word_if HSIC word_if bit control
6	RW	0x0	hsic_sim_mode HSIC sim_mode bit control

Bit	Attr	Reset Value	Description
5	RW	0x0	hsic_incrx_en
5	FCVV	UXU	HSIC incrx_en bit control
4	RW	0x0	hsic_incr8_en
4	KVV	UXU	HSIC incr8_en bit control
2	DW 00	0.40	hsic_incr4_en
3	RW	0x0	HSIC incr4_en bit control
2	DW	00	hsic_incr16_en
2	RW	0x0	HSIC incr16_en bit control
4	DW	0.40	hsic_hubsetup_min
1	RW	0x0	HSIC hubsetup_min bit control
	DW	0.40	hsic_app_start_clk
0	RW	0x0	HSIC app_start_clk bit control

Address: Operational Base + offset (0x0364)

UOC4 control register 1

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:12	RO	0x0	reserved
11:6	RW	0x20	hsic_fladj_val_common HSIC fladj_val_common bit control
5:0	RW	0x20	hsic_fladj HSIC fladj bit control

#### GRF\_PVTM\_CON0

Address: Operational Base + offset (0x0368)

PVT monitor control register 0

Bit	Attr	Reset Value	Description
	,,,,,,	iteset raide	2000.190.0.1

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software.
			When bit 31=0, bit 15 cannot be written by
			software;
15:10	RO	0x0	reserved
	RW		pvtm_gpu_osc_en
9		0×0	pd_gpu PVT monitor oscilator enable
			1'b1: enable
			1'b0: disable
8	RW	0x0	pvtm_gpu_start
			pd_gpu PVT monitor start control
7:2	RO	0x0	reserved
			pvtm_core_osc_en
1	RW	0x0	pd_core PVT monitor oscilator enable
		OXO .	1'b1: enable
			1'b0: disable
0	RW	0x0	pvtm_core_start
=	1244		pd_core PVT monitor start control

#### GRF\_PVTM\_CON1

Address: Operational Base + offset (0x036c)

PVT monitor control register 1

Bit	Attr	Reset Value	Description
31:0	RW	0x016e3600	pvtm_core_cal_cnt
31.0	IXVV	0X01063000	pd_core pvtm calculator counter

#### GRF\_PVTM\_CON2

Address: Operational Base + offset (0x0370)

PVT monitor control register 2

Bit	Attr	Reset Value	Description
31:0	RW	0x016e3600	pvtm_gpu_cal_cnt pd_gpu pvtm calculator counter

#### **GRF\_PVTM\_STATUS0**

Address: Operational Base + offset (0x0374)

PVT monitor status register 0

Bit	Attr	Reset Value	Description
31:2	RO	0x0	reserved
1	RW	0x0	<pre>pvtm_core_freq_done pd_core pvtm frequency calculate done stutus</pre>
0	RW	0x0	<pre>pvtm_gpu_freq_done pd_gpu pvtm frequency calculate done stutus</pre>

#### **GRF\_PVTM\_STATUS1**

Address: Operational Base + offset (0x0378)

PVT monitor status register 1

Bit	Attr	Reset Value	Description
31:0	RW	10x00000000	pvtm_core_freq_cnt pd_core pvtm frequency count

#### **GRF\_PVTM\_STATUS2**

Address: Operational Base + offset (0x037c)

PVT monitor status register 2

Bit	Attr	Reset Value	Description
31:1	RO	0x0	reserved
0	RW	0x0 pvtm_gpu_freq_cnt pd_gpu pvtm frequency count	

#### GRF\_IO\_VSEL

Address: Operational Base + offset (0x0380)

IO voltage select

Bit	Attr	Reset Value	Description
Bit 31:16	Attr	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software. When bit 31=1, bit 15 can be written by
			software . When bit 31=0, bit 15 cannot be written by
			software;
15:10	RO	0x0	reserved

Bit	Attr	Reset Value	Description
			gpio1830_v18sel
	DW	0.40	GPIO1830 IO domain 1.8V voltage selection
9	RW	UXU	1'b0: 3.3V
			1'b1: 1.8V
			gpio30_v18sel
0	DW	00	GPIO30 IO domain 1.8V voltage selection
8	RW	UXU	1'b0: 3.3V
			1'b1: 1.8V
			sdcard_v18sel
_	DW	00	SDCARD IO domain 1.8V voltage selection
7	RW	UXU	1'b0: 3.3V
			1'b1: 1.8V
			audio_v18sel
	DIA	0×0	AUDIO IO domain 1.8V voltage selection
6	RW	UXU	1'b0: 3.3V
			1'b1: 1.8V
			bb_v18sel
_	DW	00	BB IO domain 1.8V voltage selection
5	RW	0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x0	1'b0: 3.3V
			1'b1: 1.8V
			wifi_v18sel
4	DW	00	WIFI IO domain 1.8V voltage selection
4	RW	UXU	1'b0: 3.3V
			1'b1: 1.8V
			flash1_v18sel
2	RW	0x0 0x0 0x0 0x0 0x0 0x0 0x0	FLASH1 IO domain 1.8V voltage selection
3	KVV		1'b0: 3.3V
			1'b1: 1.8V
		, ( ) ,	flash0_v18sel
2	RW	0.71	FLASH0 IO domain 1.8V voltage selection
2	KVV	0x0  0x0  0x0  0x0  0x0  0x0  0x0  0x1	1'b0: 3.3V
			1'b1: 1.8V
			dvp_v18sel
1	RW	0.40	DVP IO domain 1.8V voltage selection
1	KVV	UXU	1'b0: 3.3V
			1'b1: 1.8V
			lcdc_v18sel
0	RW	0×0	LCDC IO domain 1.8V voltage selection
	L VV		1'b0: 3.3V
			1'b1: 1.8V

# GRF\_SARADC\_TESTBIT

Address: Operational Base + offset (0x0384)

SARADC Test bit register

Bit Attr Reset Value	Description
----------------------	-------------

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:8	RO	0x0	reserved
7:0	RW	0x00	saradc_testbit SARADC test bit

## **GRF\_TSADC\_TESTBIT\_L**

Address: Operational Base + offset (0x0388)

TSADC Test bit low register

Bit	Attr	Reset Value	Description
			write_enable
			bit0~15 write enable
		A 1	When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
			software;
			When bit 17=1, bit 1 can be written by
31:16	RW	0x0000	software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
15:0	RW	0×0000	tsadc_testbit_I
13.0	IXVV	0.0000	Low 16bits of TSADC test bit

#### **GRF\_TSADC\_TESTBIT\_H**

Address: Operational Base + offset (0x038c)

TSADC Test bit high register

Bit Attr Reset Value Description	
----------------------------------	--

Bit	Attr	Reset Value	Description
31:16	RW	0×0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=0, bit 15 cannot be written by software;
15:0	RW	0x0000	tsadc_testbit_h High 16bits of TSADC test bit

### GRF\_OS\_REG0

Address: Operational Base + offset (0x0390)

OS register 0

Bit	Attr	Reset Value		Description
31:0	RW	10x00000000	os_reg0 OS register 0	

#### GRF\_OS\_REG1

Address: Operational Base + offset (0x0394)

OS register 1

Bit	Attr	Reset Value		Description
31:0	RW	0×00000000	os_reg1 OS register 1	

# GRF\_OS\_REG2

Address: Operational Base + offset (0x0398)

OS register 2

Bit	Attr	Reset Value	Description
31:0	RW	0x00000000	os_reg2 OS register 2

#### GRF\_OS\_REG3

Address: Operational Base + offset (0x039c)

OS register 3

Bit	Attr	Reset Value	Description
31:0	RW	0x00000000	os_reg3 OS register 3

## GRF\_SOC\_CON15

Address: Operational Base + offset (0x03a4)

SoC control register 15

Bit	Attr	Reset Value	Description
		0×0000	write_enable
			bit0~15 write enable
			When bit 16=1, bit 0 can be written by
			software .
			When bit 16=0, bit 0 cannot be written by
31:16	RW		software;
			When bit 17=1, bit 1 can be written by
			software .
			When bit 17=0, bit 1 cannot be written by
			software;
			When bit 31=1, bit 15 can be written by
			software .
			When bit 31=0, bit 15 cannot be written by
			software;
	RW	0×0	grf_dclk1_lvds_inv_sel
15			Invertion of VOP_LIT dclk for LVDS selection
15			1'b1: invert
			1'b0: not invert
	RW	0x0	grf_dclk1_lvds_div2_sel
			2 divide frequency of VOP_LIT dclk for LVDS
14			selection
			1'b1: 2 divide frequency
			1'b0: no divide frequency
	RW	0×0	grf_dclk0_lvds_inv_sel
13			Invertion of VOP_BIG dclk for LVDS selection
13			1'b1: invert
			1'b0: not invert
12	RW	0x0	grf_dclk0_lvds_div2_sel
			2 divide frequency of VOP_BIG dclk for LVDS
			selection
			1'b1: 2 divide frequency
			1'b0: no divide frequency
11	RO	0x0	reserved
10:8	RW	0x0	dphy_tx0_turnrequest
			MIPI DPHY TX0 turn around request
			Every bit for one lane, bit2 is for lane3, bit2 is
			for lane2, bit0 is for lane1.

Bit	Attr	Reset Value	Description
7:4	RW	0×0	dphy_tx1rx1_turnrequest
			MIPI DPHY TX1RX1 turn around request
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.
3:0	RW	0x0	dphy_rx0_turnrequest
			MIPI DPHY RX0 turn around request
			Every bit for one lane, bit3 is for lane3, bit2 is
			for lane2, bit1 is for lane1, bit0 is for lane0.

# GRF\_SOC\_CON16

Address: Operational Base + offset (0x03a8)

SoC control register 16

Bit	Attr	Reset Value	Description
31:16	RW	0x0000	write_enable bit0~15 write enable When bit 16=1, bit 0 can be written by software. When bit 16=0, bit 0 cannot be written by software; When bit 17=1, bit 1 can be written by software. When bit 17=0, bit 1 cannot be written by software; When bit 31=1, bit 15 can be written by software. When bit 31=1, bit 15 can be written by software;
15:2	RO	0x0	reserved
1	RW	0x0	grf_con_dsi1_dpiupdatecfg DSI host1 dpiupdatecfg bit control
0	RW	0x0	grf_con_dsi0_dpiupdatecfg DSI host0 dpiupdatecfg bit control