

ME 552 Lab 01 Report

Fan Bu, Feng Zhou, Yi Yang

09/17/2016

Question 1

(a)

We design the circuit as shown below:




Figure 1: A lead-lag compensator circuit diagram for question 1.

(b)

We can let R_1 , C_1 , R_3 and R_2 , C_2 , R_4 form two different impedance module separately, and let their impedance equal Z_1 and Z_2 , we can get:

$$Z_1 = \frac{R_3 * (R_1 + (1/sC_1))}{R_3 + (R_1 + (1/sC_1))} = \frac{R_3(sR_1C_1 + 1)}{s(R_1C_1 + R_3C_1) + 1}$$

$$Z_2 = \frac{R_4 * (R_2 + (1/sC_2))}{R_4 + (R_2 + (1/sC_2))} = \frac{R_4(sR_2C_2 + 1)}{s(R_2C_2 + R_4C_2) + 1}$$

The new circuits can be seen as an inverting amplifier:

$$\begin{aligned} \frac{V_{out}(s)}{V_{in}(s)} &= -\frac{Z_2}{Z_1} = -\frac{R_4(sR_2C_2 + 1)}{(s(R_2C_2 + R_4C_2) + 1)} \frac{(s(R_1C_1 + R_3C_1) + 1)}{R_3(sR_1C_1 + 1)} \\ &= -\frac{R_4}{R_3} \frac{(sR_2C_2 + 1)}{(s(R_2C_2 + R_4C_2) + 1)} \frac{(s(R_1C_1 + R_3C_1) + 1)}{(sR_1C_1 + 1)} \end{aligned}$$

If we assume $R_3 = R_4$, we will gain the standard formula of lead-lag compensator.

$$-\frac{(sR_2C_2 + 1)}{(s(R_2C_2 + R_4C_2) + 1)} \frac{(s(R_1C_1 + R_3C_1) + 1)}{(sR_1C_1 + 1)} = \frac{(1 + 0.1s)(1 + 5s)}{(1 + 0.01s)(1 + 10s)}$$

We can ignore the minus sign on the LHS since it will not affect the lead-lag property of the circuits. Hence, we could formulate the following relations:

$$\begin{aligned} R_1C_1 &= 0.01 \\ R_2C_2 &= 5 \\ R_1C_1 + R_3C_1 &= 0.01 + R_3C_1 = 0.1 \\ \implies R_3C_1 &= 0.09 \\ R_2C_2 + R_4C_2 &= 5 + R_4C_2 = 10 \\ \implies R_4C_2 &= 5 \\ \therefore R_4 &= R_2 = R_3 \end{aligned}$$

(c)

While building this circuit, we made the following assumptions:

- The op-amps we use are ideal, i.e. the input impedance is infinite and the output impedance is negligible. This implies that the op-amp does not load it's input circuit and loading effects are not seen on the op-amps output terminal.
- The voltage at the inverting terminal is equal to the voltage at the non-inverting terminal.
- The open loop op-amp gain is infinite.
- The op-amp will operate in an ideal manner when the output is not saturated above or below its supply limits.
- We assumed that the performance of the system is not overly sensitive to variations in resistance and we assumed the values of that the resistors were accurate and that capacitors had negligible internal resistance.

(d)

We can set values to capacitors and resistors arbitrarily. However, the values we can choose for resistors are more flexible than capacitors. Thus, we decide to set the appropriate values to capacitors first and then determine the values of resistors. According to the formulas in section (b), we can choose values as shown below:

Component Name	Component Type	Component Specification
<i>LM741</i>	Signal Op-amp	$V+ = +15V, V- = -15V$
C_1	Electrolytic Capacitor	$1\mu F$
C_2	Electrolytic Capacitor	$55.55\mu F$
R_1	Resistor	$10K\Omega$
R_2	Resistor	$90K\Omega$
R_3	Resistor	$90K\Omega$
R_4	Resistor	$90K\Omega$

Table 1: Capacitances and Resistances chosen to construct the lead-lag controller