

CHAPTER 5


© 2008 Pearson Education, Inc.




5-4.



5-5.




5-6.




| | Present state Inputs | | Next state | | Output | |
|---|-------------------------|---|---------------|---|--------|---|
| A | В | X | Y | A | В | z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 |


S0 - 00 S1 - 01 S2 - 10 S3 - 11



5-7.*

| Pres | Present state | | Input | Ne | ate | |
|------|---------------|---|-------|----|-----|---|
| A | В | C | X | A | В | С |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 |






State diagram is the combination of the above two diagrams.

5-8.

| Present state | Inp | uts | Next state | Output |
|---------------|-----|-----|------------|--------|
| Q | X | Y | Q | s |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| i | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |




Format: XY/S

5-9.

| Present State | 00 | 01 | 00 | 00 | 01 | 11 | 00 | 01 | 11 | 10 | 10 |
|---------------|----|----|----|----|----|----|----|----|----|----|----|
| Input | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| Output | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| Next State | 01 | 00 | 00 | 01 | 11 | 00 | 01 | 11 | 10 | 10 | 00 |


5-10.



5-11.*


$$\begin{aligned} \mathbf{S}_{\mathbf{A}} &= \mathbf{B} & & & & \\ \mathbf{S}_{B} &= & \overline{X \oplus A} \\ \mathbf{R}_{\mathbf{A}} &= & \overline{\mathbf{B}} & & & \\ \mathbf{R}_{B} &= & X \oplus A \end{aligned}$$


| Present state | | Input | Next | Output | |
|---------------|---|-------|------|--------|---|
| A | В | X | A | В | Y |
| 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 |



Format: X/Y


5-12.






5-13.*

| Preser | nt state | Input | Next | state |
|--------|----------|-------|------|-------|
| A | В | X | A | В |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |





$$\mathrm{D}_{\mathrm{A}}=\mathrm{A}\overline{\mathrm{X}}+\overline{\mathrm{B}}\mathrm{X}$$

$$\mathrm{D_B} = \mathrm{AX} + \mathrm{B} \overline{\mathrm{X}}$$

Logic diagram not given.


5-14.


For part a) results, replace codes in table below with state name, e.g., 00 with A.

| Preser | nt state | In | puts | N | ext state | Output |
|--------|----------|------------|-----------------------|-------|-----------|--------|
| Q, | Q_2 | X , | X ₂ | Q,(t+ | ·1) Q₂(t+ | 1) Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |

Encoding:

| State | Code $(\mathbf{Q}_1\mathbf{Q}_2)$ |
|-------|-----------------------------------|
| A | 0 0 |
| В | 0.1 |
| C | 1 0 |
| D | 1 1 |






5-15.

| Present state | Next Sta For I | te <i>Q(t+1)</i> nput | Output |
|---------------|-------------------|--------------------------|--------|
| Q(t) | X = 0 | X = 1 | Z |
| A | В | D | 0 |
| В | D | С | 0 |
| С | Α | F | 0 |
| D | F | С | 1 |
| Е | С | E | 1 |
| F | E | F | 1 |

Encoding:

| State | Code $(Q_1Q_2Q_3)$ |
|-------|--------------------|
| A | 010 |
| В | 100 |
| С | 110 |
| D | 001 |
| Е | 011 |
| F | 101 |

Unused states: 000, 111. The state assignment could be different. E.g. states A, B or C could be 000 and states D, E or F could be 111.



5-16.

Encoding:

| State | Code $(Q_1Q_2Q_3)$ |
|-------|--------------------|
| A | 000 |
| В | 001 |
| С | 010 |
| D | 011 |
| Е | 101 |
| F | 110 |

| Next State Q(t+1) Present state For Input Output | | | | |
|--|-------|-------|---|--|
| Q(t) | X = 0 | X = 1 | Z | |
| А | С | Е | 0 | |
| В | Е | D | 1 | |
| С | С | Е | 0 | |
| D | F | Α | 1 | |
| Е | В | D | 1 | |
| F | С | Е | 0 | |

| Present state | | State +1) nput | Output |
|---------------|-------|----------------------|--------|
| Q(t) | X = 0 | X = 1 | X |
| М | М | N | 0 |
| N | N | 0 | 1 |
| 0 | M | M | 0 |

$$D_{Y} = \overline{Y}ZX$$
 $D_{Z} = \overline{Z}X + \overline{Y}Z$

Gate input cost of the original circuit: 21 + 42 = 63Gate input cost of the new circuit: 9 + 28 = 37 States A, C, F are equivalent and merged to get state M. States B and E are equivalent and merged to get state N. State D becomes state O.


Encoding: Z is a state variable and an output, and Y is a state variable.

| State | Code (Y Z) |
|-------|------------|
| M | 00 |
| N | 01 |
| 0 | 11 |

5-17.


| Present state | Inputs | | | | Next state | Output |
|---------------|--------|----|---|----|----------------|--------|
| ABCDE | Xa | Xb | | Xd | ABCDE | U |
| 10000 | 0 | Х | Х | Х | 10000 | 0 |
| 10000 | 1 | х | х | Х | 01000 | 0 |
| 01000 | Х | 0 | х | Х | 10000 | 0 |
| 01000 | Х | 1 | х | Х | 00100 | 0 |
| 00100 | Х | х | 0 | х | 10000 | 0 |
| 00100 | х | х | 1 | Х | 00010 | 0 |
| 00010 | Х | х | х | 0 | 100 0 0 | 0 |
| 00010 | х | Х | Х | 1 | 00001 | 0 |
| 00001 | Х | Х | Х | Х | 00001 | 1 |

Signal L is applied to the asynchronous set/reset inputs on the flip-flops to implement locking.




5-18.*

Format: XY/Z (x = unspecified)




| Present state | Inp | uts | Next state | Output | |
|---------------|-----|-----|------------|--------|--|
| Q(t) | X | Y | Q(t+1) | Z | |
| 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 0 | X | |
| 0 | 1 | 0 | 1 | 1 | |
| 0 | 1 | 1 | 0 | X | |
| 1 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 1 | 0 | X | |
| 1 | 1 | 0 | 1 | 0 | |
| 1 | 1 | 1 | 0 | X | |

5-19.




| Present state | Next For I | Output | | |
|---------------|---------------|--------|---|--|
| $D_2D_1D_0$ | E=0 | E=1 | Z | |
| 000 | 001 | 001 | 0 | |
| 001 | 010 | 010 | 0 | |
| 010 | 011 | 011 | 0 | |
| 011 | 100 | 100 | 0 | |
| 100 | 101 | 101 | 0 | |
| 101 | 110 | 110 | 0 | |
| 110 | 111 | 111 | 0 | |
| 111 | 111 | 000 | 1 | |

The state assignment could be different.
E. g., state 7 could be 000 with state 0
001. This would permit use of R inputs on the D flip-flops for RESET.




5-20.




Assumes for E = 0, the output remains at 0.


| Present state | Next For I | Output | |
|---------------|---------------|--------|---|
| $D_2D_1D_0$ | E=0 | E=1 | Z |
| 000 | 001 | 001 | 0 |
| 001 | 010 | 010 | 1 |
| 010 | 011 | 011 | 1 |
| 011 | 100 | 100 | 1 |
| 100 | 101 | 101 | 1 |
| 101 | 110 | 110 | 1 |
| 110 | 111 | 111 | 1 |
| 111 | 111 | 000 | 0 |




5-21.+




| Pres | Present state | | Input | Ne | xt st | Output | | |
|------|---------------|---|-------|----|-------|--------|---|---|
| A | В | C | X | A | В | C | Z | s |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |




5-22.




| Present state | Input | Next state | Output |
|---------------|-------|---------------|--------|
| Α | X | A | Z |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |




5-23.+



| Present state | Input | Next state | Output |
|---------------|-------|---------------|--------|
| Α | X | Α | Z |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |



5-24.




| Pres | sent s | tate | Inp | uts | Ne | xt st | ate | Output | Pres | sent s | tate | Inp | uts | Ne | xt st | ate | Output |
|------|--------|------|-----|-----|----|-------|-----|--------|------|--------|------|-----|-----|----|-------|-----|--------|
| В | С | D | R | A | В | С | D | E | В | С | D | R | Α | В | С | D | E |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | | | | | | | | | |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | | | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | | | | | | | | | |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | | | | | | | | | |

5-25.

| Present state | Inp | out | Next state | Output | |
|---------------|-----|-----|------------|--------|--|
| A | X | Y | A | Z | |
| 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 0 | 0 | |
| 0 | 1 | 0 | 1 | 1 | |
| 0 | 1 | 1 | 0 | 1 | |
| 1 | 0 | 0 | 1 | 0 | |
| 1 | 0 | 1 | 0 | 0 | |
| 1 | 1 | 0 | 1 | 0 | |
| 1 | 1 | 1 | 0 | 0 | |

Format: XY/Z (x = unspecified)



5-26.*


To use a one-hot assignment, the two flip-flops A and B need to be replaced with four flip-flops Y4, Y3, Y2. Y1.

No Reset State Specified.

| Pr | esent State | Input | Output | | |
|-----|-------------|-------|--------|-------------|---|
| A B | Y4 Y3 Y2 Y1 | X | A' B" | Y4'Y3'Y2'Y1 | Z |
| 0 0 | 0 0 0 1 | 0 | 0 1 | 0 0 1 0 | 1 |
| 0 0 | 0 0 0 1 | 1 | 0 0 | 0 0 0 1 | 1 |
| 0 1 | 0 0 1 0 | 0 | 0 1 | 0 0 1 0 | 0 |
| 0 1 | 0 0 1 0 | 1 | 1 0 | 0 1 0 0 | 0 |
| 1 0 | 0 1 0 0 | 0 | 1 1 | 1 0 0 0 | 0 |
| 1 0 | 0 1 0 0 | 1 | 1 0 | 0 1 0 0 | 0 |
| 1 1 | 1 0 0 0 | 0 | 1 1 | 1 0 0 0 | 0 |
| 1 1 | 1 0 0 0 | 1 | 0 0 | 0 0 0 1 | 0 |

D1 = Y1'=
$$X \cdot Y1 + X \cdot Y4$$

D2 = Y2' = $\overline{X} \cdot Y1 + \overline{X} \cdot Y2$
D3 = Y3' = $X \cdot Y2 + X \cdot Y3$
D4 = Y4' = $\overline{X} \cdot Y3 + \overline{X} \cdot Y4$




5-27.*

a)

S R Q


0 0 Q No Change
0 1 0 Reset
1 0 1 Set
1 1 1 Set



c)

| Present state | Inj | out | Next state | | | |
|---------------|-----|-----|------------|---|---|--|
| Q | s | R | Q(t+1) | A | В | |
| 0 | 0 | 0 | 0 | 0 | х | |
| 0 | 0 | 1 | 0 | 0 | x | |
| 0 | 1 | 0 | 1 | 1 | 0 | |
| 0 | 1 | 1 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 1 | X | 0 | |
| 1 | 0 | 1 | 0 | 0 | 1 | |
| 1 | 1 | 0 | 1 | X | 0 | |
| 1 | 1 | 1 | 1 | X | 0 | |

A = S $B = \overline{S}R$



5-28.+

| Present State | Next State |
|---------------|------------|
| ABC | ABC |
| 000 | 100 |
| 001 | 000 |
| 010 | XXX |
| 011 | 001 |
| 100 | 110 |
| 101 | XXX |
| 110 | 111 |
| 111 | 011 |
| | |

a) $D_A = \overline{C}$ $D_B = A$

 $D_C = B$

Clear A = \overline{Reset} Clear B = \overline{Reset}


Clear $C = \overline{Reset}$

c, d, e, f) The circuit is suitable for child's toy, but not for life critical applications. In the case of the child's toy, it is the cheapest implementation. If an error occurs the child just needs to reset it. In life critical applications, the immediate detection of errors is critical. The circuit above enters invalid states for some errors. For a life critical application, additional circuitry is needed for immediate detection of the error (Error = $\overline{A}B\overline{C} + A\overline{B}C$). This circuit using the design in a), does return from the invalid states to a valid state automatically after one or two clock periods.


5-29.

| | | | Speci | ification | | | Verification | | | |
|---------------|-------|---|------------|-----------|---|---|--------------|------------|--|--|
| Present state | Input | | Next state | | | | | Next state | | |
| Q | s | R | Q(t+1) | A | В | A | В | Q(t+1) | | |
| 0 | 0 | 0 | 0 | 0 | Х | 0 | 0 | 0 | | |
| 0 | 0 | 1 | 0 | 0 | X | 0 | 1 | 0 | | |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | | |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | | |
| 1 | 0 | 0 | 1 | X | 0 | 0 | 0 | 1 | | |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | | |
| 1 | 1 | 0 | 1 | X | 0 | 1 | 0 | 1 | | |
| 1 | 1 | 1 | 1 | x | 0 | 1 | 0 | 1 | | |

5-30.




5-31.*




Format: XY/Z

Reset, 00, 01, 00, 01, 11, x0, x0, 01, 10, 01, 01, 11, 11, 11, 10.

5-32.



5-33.*




This simulation was performed without initializing the state of the latches of the flip-flop beforehand. Each gate in the flip-flop implementation has a delay of 1 ns. The interaction of these delays with the input change times produced a narrow pulse in Y at about 55 ns. In this case, the pulse is not harmful since it dies out well before the positive clock edge occurs. Nevertheless, a thorough examination of such a pulse to be sure that it does not represent a design error or important timing problem is critical.

5-34.


Function table for the LH flip-flop.

| С | L | D | Q(t+1) | S | R |
|---|---|---|-----------|---|---|
| 0 | Χ | Χ | No change | Χ | Χ |
| 1 | 0 | Χ | No change | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |



LH flip-flop and SR latch in a master-slave circuit:

5-35.



5-36.

Constraint 1 checks on the transition conditions (TC):

 $(\overline{\mathsf{START}} + \mathsf{STOP}) \, \mathsf{START} \cdot \overline{\mathsf{STOP}} = 0$ Init: There is one pair of TCs to check:

Fill_1: There are three pairs of TCs to check: $\overline{\mathsf{L}}\,\overline{\mathsf{1}}\cdot\overline{\mathsf{S}}\overline{\mathsf{T}}\overline{\mathsf{O}}\overline{\mathsf{P}}\cdot\mathsf{STOP}=0,$

 $\overline{\mathsf{L1}} \cdot \overline{\mathsf{STOP}} \cdot \mathsf{L1} \cdot \overline{\mathsf{STOP}} = 0,$

 $\mathsf{STOP} \cdot \mathsf{L1} \cdot \overline{\mathsf{STOP}} = 0$

Fill_2: There are six pairs of TCs to check: $L2 \cdot \overline{NI} \cdot \overline{STOP} \cdot STOP = 0$

 $L2 \cdot \overline{NI} \cdot \overline{STOP} \cdot \overline{L2} \cdot \overline{STOP} = 0,$

 $L2 \cdot \overline{\mathsf{NI}} \cdot \overline{\mathsf{STOP}} \cdot L2 \cdot \mathrm{NI} \cdot \overline{\mathsf{STOP}} = 0,$

 $STOP \cdot \overline{L2} \cdot \overline{S}\overline{T}\overline{O}\overline{P} = 0,$ $STOP \cdot L2 \cdot NI \cdot \overline{STOP} = 0,$

 $\overline{\mathsf{L2}} \cdot \overline{\mathsf{STOP}} \cdot \mathsf{L2} \cdot \mathsf{NI} \cdot \overline{\mathsf{STOP}} = 0$

 $\overline{\mathsf{L3}} \cdot \overline{\mathsf{STOP}} \cdot \mathsf{STOP} = 0,$ Fill_3: There are three pairs of TCs to check:

 $\overline{L3} \cdot \overline{STOP} \cdot L3 \cdot \overline{STOP} = 0,$

 $\operatorname{STOP}\cdot\operatorname{L3}\cdot\overline{\operatorname{STOP}}=0$ $\overline{\mathsf{TZ}}\cdot\overline{\mathsf{S}}\overline{\mathsf{T}}\overline{\mathsf{O}}\overline{\mathsf{P}}\cdot\mathsf{STOP}=0,$ Mix: There are three pairs of TCs to check:

 $\overline{\mathsf{TZ}}\cdot\overline{\mathsf{S}}\overline{\mathsf{T}}\overline{\mathsf{O}}\overline{\mathsf{P}}\cdot\mathsf{TZ}\cdot\overline{\mathsf{S}}\overline{\mathsf{T}}\overline{\mathsf{O}}\overline{\mathsf{P}}=0,$

 $\operatorname{STOP} \cdot \operatorname{TZ} \cdot \overline{\operatorname{\mathsf{S}TOP}} = 0$

 $\overline{\mathsf{L0}} \cdot \overline{\mathsf{STOP}} \cdot (\mathsf{L0} + \mathsf{STOP}) = 0$ Empty: There is one pair of TCs to check:


Constraint 2 checks on the transition conditions (TC):

 $\overline{\mathsf{START}} + \mathsf{STOP} + \mathsf{START} \cdot \overline{\mathsf{STOP}} = 1$ $Fill_1: \quad \overline{L1} \cdot \overline{\mathsf{STOP}} + \mathsf{STOP} + \mathsf{L1} \cdot \overline{\mathsf{STOP}} = 1$

Fill_2: $L2 \cdot \overline{N1} \cdot \overline{STOP} + STOP + \overline{L2} \cdot \overline{STOP} + L2 \cdot \overline{N1} \cdot \overline{STOP} = 1$

Fill_3: $\overline{L3} \cdot \overline{STOP} + STOP + L3 \cdot \overline{STOP} = 1$ $\overline{\mathsf{TZ}} \cdot \overline{\mathsf{STOP}} + \mathsf{STOP} + \mathsf{TZ} \cdot \overline{\mathsf{STOP}} = 1$ Mix: Empty: $\overline{\mathsf{L0}} \cdot \overline{\mathsf{STOP}} + \mathsf{L0} + \mathsf{STOP} = 1$

5-37.*



5-38.

| | State | Transition | Next | State | Non-zero |
|-------------|---------|--|-------------|---------|----------|
| State | Code | Condition | State | Code | Outputs |
| Init | 1000000 | N | 5¢ | 0010000 | |
| | | D | 10¢ | 0001000 | |
| | | Q | Dispense | 0000001 | |
| | | $\overline{N} \cdot \overline{D} \cdot \overline{Q}$ | Init | 1000000 | |
| Coin Return | | | | | RC |
| | 0100000 | 1 | Init | 1000000 | |
| 5¢ | 0010000 | N | 10¢ | 0001000 | |
| | | D | 15¢ | 0000100 | |
| | | Q | Dispense | 0000001 | |
| | | CR | Coin_Return | 0100000 | |
| | | $\overline{CR} \cdot \overline{N} \cdot \overline{D} \cdot \overline{Q}$ | 5¢ | 0010000 | |
| 10¢ | 0001000 | N | 15¢ | 0000100 | |
| | | D | 20¢ | 0000010 | |
| | | Q | Dispense | 0000001 | |
| | | CR | Coin_Return | 0100000 | |
| | | $\overline{CR} \cdot \overline{N} \cdot \overline{D} \cdot \overline{Q}$ | 10¢ | 0001000 | |
| 15¢ | 0000100 | N | 20¢ | 0000010 | |
| | | D + Q | Dispense | 0000001 | |
| | | CR | Coin_Return | 0100000 | |
| | | $\overline{CR} \cdot \overline{N} \cdot \overline{D} \cdot \overline{Q}$ | 15¢ | 0000100 | |
| 20¢ | 0000010 | N + D + Q | Dispense | 0000001 | |
| | | CR | Coin Return | 0100000 | |
| | | $\overline{CB} \cdot \overline{N} \cdot \overline{D} \cdot \overline{O}$ | 20¢ | 0000010 | |
| Dispense | | | 200 | 0000010 | DJ |
| | 0000001 | 1 | Init | 1000000 | 20 |

D flip-flop inputs:

 $\mathit{Init}\;(t+1) = \mathit{Init} \cdot \overline{\mathsf{N}} \cdot \overline{\mathsf{D}} \cdot \overline{\mathsf{Q}} + \mathit{Coin}_\mathit{Return} + \mathit{Dispense}$

 $Coin_Return\ (\mathsf{t}+1) = 5 \varepsilon \cdot \mathsf{CR} + 10 \varepsilon \cdot \mathsf{CR} + 15 \varepsilon \cdot \mathsf{CR} + 20 \varepsilon \cdot \mathsf{CR}$

 $\mathcal{5}\phi\left(\mathsf{t}+1\right)=Init\cdot\mathsf{N}+\mathcal{5}\phi\cdot\overline{\mathsf{C}\,\mathsf{R}}\cdot\overline{\mathsf{N}}\cdot\overline{\mathsf{D}}\cdot\overline{\mathsf{Q}}$

 $10\phi\left(\mathsf{t}+1\right)=Init\cdot\mathsf{D}+5\phi\cdot\mathsf{N}+10\phi\cdot\overline{\mathsf{C}}\,\overline{\mathsf{R}}\cdot\overline{\mathsf{N}}\cdot\overline{\mathsf{D}}\cdot\overline{\mathsf{Q}}$

 $15 \not c \ (t+1) = 5 \not c \cdot D + 10 \not c \cdot N + 15 \not c \cdot \overline{C} \, \overline{R} \cdot \overline{N} \cdot \overline{D} \cdot \overline{Q}$

 $20 \phi \left(\mathsf{t} + 1\right) = 10 \phi \cdot \mathsf{D} + 15 \phi \cdot \mathsf{N} + 20 \phi \cdot \overline{\mathsf{C}} \, \overline{\mathsf{R}} \cdot \overline{\mathsf{N}} \cdot \overline{\mathsf{D}} \cdot \overline{\mathsf{Q}}$


Dispense $(t + 1) = Q + 15\phi \cdot D + 20\phi \cdot D + 20\phi \cdot N$

Outputs:

 $RC = Coin_Return$

DJ = Dispense

5-39.



(b) Some possible changes to the specification follow. 1. Provide appropriate change and dispense soda for the cases in which 75 cents and 125 cents followed by a dollar have been deposited. Provide a coin return button for the event that the user is out of quarters and dollars before the 150c state is reached. 3. Change the No Change warning to cover all added cases in 1.

5-40.*

```
library IEEE;
                                                                     architecture mux_4to1_arch of mux_4to1 is
use IEEE.std_logic_1164.all;
                                                                     begin
entity mux_4to1 is
                                                                     process (S, D)
    port (
                                                                          begin
         S: in STD_LOGIC_VECTOR (1 downto 0);
D: in STD_LOGIC_VECTOR (3 downto 0);
Y: out STD_LOGIC
                                                                          case S is
                                                                              when "00" \Rightarrow Y \iff D(0);
                                                                              when "01" => Y \le D(1);
                                                                              when "10" => Y <= D(2);
when "11" => Y <= D(3);
end mux_4to1;
                                                                              when others => null;
-- (continued in the next column)
                                                                          end case;
                                                                     end process;
                                                                     end mux_4to1_arch;
```


5-41.

```
library IEEE;
                                                                     architecture mux_4to1_arch of mux_4to1 is
use IEEE.std_logic_1164.all;
                                                                     begin
entity mux_4to1 is
                                                                     process (S, D)
    port (
                                                                          begin
         S: in STD_LOGIC_VECTOR (1 downto 0);
D: in STD_LOGIC_VECTOR (3 downto 0);
Y: out STD_LOGIC
                                                                         if S = "00" then Y \le D(0); elsif S = "01" then Y \le D(1);
                                                                          elsif S = "10" then Y \leq D(2);
end mux_4to1;
                                                                          elsif S = "11" then Y \le D(3);
                                                                          else null;
-- (continued in the next column)
                                                                          end if:
                                                                     end process;
                                                                     end mux_4to1_arch;
```

5-42.+

```
library IEEE;
                                                              -- Process 2 - next state function
use IEEE.std_logic_1164.all;
                                                              next_state_func: process (X, state)
entity serial_BCD_Ex3 is
                                                              begin
  port (clk, reset, X : in STD_LOGIC;
                                                                  case state is
        Z : out STD_LOGIC);
                                                                      when Init =>
end serial_BCD_Ex3;
                                                                  if (X = '0') then
                                                                      next_state <= B10;
architecture process_3 of serial_BCD_Ex3 is
                                                                  else
type state_type is (Init, B10, B11, B20, B21, B2X,
                                                                      next_state <= B11;
B3X0, B31);
                                                                  end if;
signal state, next_state: state_type;
                                                                      when B10 \Rightarrow
begin
                                                                  if (X = '0') then
-- Process 1 - state register
                                                                      next_state <= B20;
state_register: process (clk, reset)
                                                                      next_state <= B21;
    if (reset = '1') then
                                                                  end if;
        state <= Init;
                                                                      when B11 =>
    else if (CLK'event and CLK='1') then
                                                                      next_state <= B2X;
        state <= next_state;
                                                                      when B20 \Rightarrow
        end if;
                                                                      next state \leq B3X0;
   end if:
                                                                      when B21 \Rightarrow
end process;
                                                                  if (X = '0') then
-- (continued in the next column)
                                                                      next_state <= B3X0;</pre>
```

```
if (X = '0') then Z \le '1'; else
    else
        next_state <= B31;
    end if;
                                                                       Z <= '0';
        when B2X =>
                                                                   end if;
    if (X = '0') then
                                                                       when B11 =>
        next_state <= B3X0;
                                                                       Z \leq X;
                                                                       when B20 =>
        next_state <= B31;
                                                                       Z \leq X;
                                                                       when B21 =>
    end if;
        when B3X0 =>
                                                                   if (X = '0') then
        next state <= Init;
                                                                      Z \le '1';
        when B31 =>
        next_state <= Init;</pre>
                                                                       Z \le '0';
end case;
                                                                   end if;
end process;
                                                                       when B2X =>
                                                                   if (X = '0') then
-- Process 3 -output function
                                                                       Z \le '1';
output_func: process (X, state)
                                                                   else
begin
                                                                       Z \le '0';
    case state is
                                                                   end if;
        when Init =>
                                                                       when B3X0 =>
    if (X = '0') then
                                                                       Z \leq X;
        Z <= '1';
                                                                       when B31 =>
    else
                                                                       Z \le '1';
        Z \le '0';
                                                               end case;
    end if;
                                                               end process;
        when B10 =>
-- (continued in the next column)
                                                               end process_3;
```



5-43.

```
library IEEE;
                                                                    -- Process 1 - state register
use IEEE.std_logic_1164.all;
                                                                    state_register: process (clk, reset)
entity prob_5_43 is
                                                                    begin
  port (clk, reset: in STD_LOGIC;
X: in STD_LOGIC_VECTOR(2 downto 1);
Z: out STD_LOGIC);
                                                                        if (reset = '1') then
                                                                             state \leq A:
                                                                        elsif (clk'event and clk = '1') then
end prob_5_43;
                                                                             state <= next_state;
                                                                        end if;
architecture process_3 of prob_5_43 is
                                                                    end process;
type state_type is (A, B, C, D);
                                                                    -- Process 2 - next state function
signal next_state, state : state_type;
                                                                    next_state_func: process (X, state)
begin
                                                                    begin
                                                                    -- Continued on next page
-- Continued in next column
```


```
case state is
                                                                 -- Process 3 -output function
        when A =>
                                                                 output_func: process (X, state)
            case X is
                                                                 begin
                 when "00" =>
                                                                     case state is
                    next_state <= A;
                                                                         when A =>
                 when "01" =>
                                                                             case X is
                    next_state \le B;
                                                                                  when "00" =>
                 when "10" =>
                                                                                      Z \le '0';
                                                                                  when "01" =>
                    next_state \le B;
                 when "1\overline{1}" =>
                                                                                      Z <= '0';
                                                                                  when "10" =>
Z <= '1';
                    next_state \le A;
                 when others => next_state <= A;
                                                                                  when "11" =>
                end case;
        when B =>
                                                                                      Z \le '0':
            case X is
                                                                                  when others \Rightarrow Z \iff 'X';
                 when "00" =>
                                                                             end case;
                next_state <= A;
when "01" =>
                                                                         when B =>
                                                                             case X is
                                                                                  when "00" =>
                    next_state \le A;
                 when "10" =>
                                                                                      Z \le '0';
                                                                                  when "01" =>
Z <='0';
                    next_state \le D;
                 when "1\overline{1}" =>
                    next_state <= D;</pre>
                                                                                  when "10" =>
                 when others => next_state <= A;
                                                                                      Z \le '1';
            end case;
                                                                                  when "11" =>
        when C =>
                                                                                      Z \le '1';
            case X is
                                                                                  when others \Rightarrow Z \Leftarrow 'X';
                 when "00" =>
                                                                           end case;
                    next_state \le A;
                                                                         when C =>
                 when "01" =>
                                                                              case X is
                                                                                 when "00" =>
Z <= '1';
                    next_state \le A;
                 when "1\overline{0}" =>
                    next_state <= C;</pre>
                                                                                  when "01" =>
                 when "11" =>
                                                                                      Z <= '0';
                                                                                  when "10" =>
Z <= '1';
                     next_state <= C;</pre>
                 when others => next_state <= A;
            end case;
                                                                                  when "11" =>
        when D =>
                                                                                      Z \le '0';
            case X is
                                                                                  when others \Rightarrow Z \iff 'X';
                when "00" =>
                                                                             end case;
                    next_state <= C;</pre>
                                                                         when D =>
                 when "01" =>
                                                                              case X is
                    next_state <= B;</pre>
                                                                                  when "00" =>
                 when "10" =>
                                                                                      Z \leq '1';
                    next_state <= B;</pre>
                                                                                  when "01" =>
                 when "11" =>
                                                                                      Z <='1':
                     next_state <= C;</pre>
                                                                                  when "10" =>
                 when others => next_state <= A;
                                                                                      Z \le '0';
            end case:
                                                                                  when "11" =>
    end case;
                                                                                      Z \le '1';
end process;
                                                                                  when others \Rightarrow Z \Leftarrow 'X';
                                                                              end case;
-- Continued in next column
                                                                     end case;
                                                                 end process;
                                                                 end process_3;
```

5-44.

```
library IEEE;
                                                                           else
use IEEE.std_logic_1164.all;
                                                                               next_state <= F;</pre>
entity prob_5_44 is
                                                                           end if;
  port (clk, reset,
                                                                       when D =>
       X : in STD_LOGIC;
                                                                           if X = '0' then
       Z : out STD_LOGIC);
                                                                               next_state <= F;
end prob_5_44;
                                                                               next_state <= C;
architecture process_3 of prob_5_44 is
                                                                           end if:
type state_type is (A, B, C, D, E, F);
                                                                       when E =>
                                                                           if X = '0' then
signal state, next_state: state_type;
begin
                                                                               next_state <= C;</pre>
                                                                           else
-- Process 1 - state register
                                                                               next_state \le E;
state_register: process (clk, reset)
                                                                           end if;
begin
                                                                       when F =>
    if (reset = '1') then
                                                                           if X = '0' then
        state \leq A;
                                                                               next_state <= E;</pre>
    else if (CLK'event and CLK='1') then
                                                                           else
        state <= next_state;
                                                                               next_state <= F;
        end if;
                                                                           end if;
    end if:
                                                                   end case;
end process;
                                                               end process;
-- Process 2 - next state function
                                                               -- Process 3 -output function
next_state_func: process (X, state)
                                                               output_func: process (X, state)
begin
                                                               begin
    case state is
                                                                   case state is
        when A =>
                                                                       when A =>
            if X = '0' then
                                                                           Z \le '0';
                next_state <= B;</pre>
                                                                       when B =>
            else
                                                                           Z \le '0';
                next_state \le D;
                                                                       when C =>
            end if;
                                                                           Z \le '0';
        when B =>
                                                                       when D =>
            if X = '0' then
                                                                           Z \le '1';
                next_state <= D;</pre>
                                                                       when E =>
            else
                                                                           Z \le '1';
                next_state <= C;</pre>
                                                                       when F =>
            end if;
                                                                           Z \le '1';
        when C =>
                                                                   end case;
            if X = '0' then
                                                               end process;
                next_state <= A;</pre>
                                                               end process_3;
-- Continued in next column
```

5-45.*

```
library IEEE;
                                                                  case J is
use IEEE.std_logic_1164.all;
                                                                      when '0' =>
entity jkff is
                                                                          if K = '1' then
  port (
                                                                              q_out <= '0';
     J,K,CLK: in STD_LOGIC;
                                                                          end if;
     Q: out STD_LOGIC
                                                                      when '1' =>
                                                                          if K = '0' then
end jkff;
                                                                              q_out <= '1';
                                                                          else
architecture jkff_arch of jkff is
                                                                              q_out <= not q_out;</pre>
signal q_out: std_logic;
                                                                          end if;
begin
                                                                      when others \Rightarrow null;
                                                                  end case;
state_register: process (CLK)
                                                                end if;
begin
                                                              end process;
 if CLK'event and CLK='0' then --CLK falling edge
                                                              Q \leq q_out;
-- (continued in the next column)
                                                              end jkff_arch;
```



```
5-46. (Errata: Replace "5-10" with "5-11")
      library IEEE;
                                                                                   when Fill_3 =>
      use IEEE.std_logic_1164.all;
                                                                                       if L3 = '1' then
      entity prob_5_46 is
                                                                                           next_state <= Mix;
         port (clk, reset, NI, Start, Stop, L0, L1, L2, L3, TZ:
                                                                                       else
      in STD_LOGIC;
MX, PST, TM, V1, V2, V3, VE : out
                                                                                            next_state <= Fill_3;</pre>
                                                                                       end if:
      STD_LOGIC);
                                                                                   when Mix =>
      end prob_5_46;
                                                                                       if TZ = '1' then
                                                                                            next_state <= Empty;</pre>
      architecture process_3 of prob_5_46 is
      type state_type is (Init, Fill_1, Fill_2, Fill_3, Mix,
                                                                                            next_state <= Mix;
      Émpty);
                                                                                       end if;
                                                                                   when Empty => if L0 = '1' then
      signal state, next_state: state_type;
      begin
                                                                                            next_state <= Init;</pre>
      -- Process 1 - state register
                                                                                       else
      state_register: process (clk, reset)
                                                                                            next_state <= Empty;</pre>
                                                                                       end if;
          if (reset = '1') then
                                                                               end case;
               state <= Init;
                                                                           end if;
          else if (CLK'event and CLK='1') then
                                                                       end process;
               state <= next_state;
               end if;
                                                                       -- Process 3 - output function
          end if:
                                                                       output_func: process (L2, L3, NI, TZ, Stop, state)
      end process;
                                                                       begin
                                                                           MX <= '0';
      -- Process 2 - next state function
                                                                           PST <='0';
      next_state_func: process (NI, Start, Stop, L0, L1, L2,
                                                                           TM <= '0';
      L3, TZ, state)
                                                                           V1 <='0';
      begin
                                                                           V2 <='0':
          if Stop = '1' then
                                                                           V3 <= '0';
               next_state <= Init;
                                                                           VE <='0';
                                                                           case state is
               case state is
                                                                             when Init =>
                   when Init =>
                                                                               when Fill_1 =>
                       if Start = '1' then
                                                                                    V1 \le '1';
                           next_state <= Fill_1;</pre>
                                                                               when Fill_2 =>
                                                                                 V2 <= '\overline{1}';
                           next_state <= Init;</pre>
                                                                                   if ((L2 \text{ and not NI and not Stop}) = '1') then
                       end if;
                                                                                       PST <= '1';
                   when Fill 1 =>
                                                                                   end if;
                       if L1 = '1' then
                                                                               when Fill_3 =>
                           next_state <= Fill_2;
                                                                                    V3 <= '1';
                       else
                                                                                   if ((L3 \text{ and not Stop}) = '1') then
                           next_state <= Fill_1;</pre>
                                                                                       PST <= '1';
                       end if:
                                                                                   end if;
               when Fill_2 =>
                                                                               when Mix =>
                       if \overline{L}2 = '1' then
                                                                                   MX <= '1':
                           if NI = '1'then
                                                                                   if ((\text{not TZ and not Stop}) = '1') then
                                next_state <= Fill_3;</pre>
                                                                                        TM <= '1';
                            else
                                                                                   end if;
                                next_state <= Mix;
                                                                               when Empty =>
                           end if;
                                                                                    VE <= '1';
                       else
                                                                           end case;
                           next_state <= Fill_2;</pre>
                                                                       end process;
                       end if;
                                                                       end process_3;
      -- Continued in next column
```

5-47.

```
library IEEE;
                                                                           when S15 \Rightarrow
use IEEE.std_logic_1164.all;
                                                                                if CR = '1' then
entity prob_5_47 is
                                                                                    next_state <= RT;
  port (clk, reset, CR, N, D, Q : in STD_LOGIC;
                                                                                elsif N = '1' then
        DJ, RC: out STD_LOGIC);
                                                                                    next_state <= S20;
end prob_5_47;
                                                                                elsif D = '1' then
                                                                                    next_state <= S25;
architecture process_3 of prob_5_47 is
                                                                                elsif Q = '1' then
type state_type is ($\overline{S0}$, $\overline{S5}$, $\overline{S10}$, $\overline{S15}$, $\overline{S20}$, $\overline{S25}$, $\overline{RT}$);
                                                                                    next_state <= S25;
signal state, next_state: state_type;
                                                                                    next_state <= S15;</pre>
                                                                                end if;
-- Process 1 - state register
                                                                           when S20 \Rightarrow
state_register: process (clk, reset)
                                                                               if CR = '1' then
begin
                                                                                    next_state <= RT;</pre>
    if (reset = '1') then
                                                                                elsif N = '1' then
        state \leq S0;
                                                                                    next_state <= S25;
    else if (CLK'event and CLK='1') then
                                                                                elsif D = '1' then
        state <= next_state;
                                                                                    next_state <= S25;</pre>
        end if;
                                                                                elsif Q = '1' then
    end if;
                                                                                    next_state <= S25;
end process;
                                                                                    next_state <= S20;
-- Process 2 - next state function
                                                                                end if;
next_state_func: process (CR, N, D, Q, state)
                                                                           when S25 \Rightarrow
begin
                                                                               next_state <= S0;
    case state is
                                                                           when RT =>
        when S0 =>
                                                                                next_state <= S0;
             if N = '1' then
                                                                       end case;
                 next_state <= S5;</pre>
                                                                  end process;
             elsif D = '1' then
                 next_state <= S10;
                                                                  -- Process 3 - output function
             elsif Q = '1' then
                                                                  output_func: process (CR, N, D, Q, state)
                 next_state <= S25;
                                                                  begin
             else
                                                                      DJ <= '0';
                 next_state <= S0;
                                                                       RC <= '0';
             end if;
                                                                       case state is
                                                                           when S25 =>
        when S5 =>
             if CR = '1' then
                                                                               DJ <= '1';
                 next_state <= RT;</pre>
                                                                           when RT =>
             elsif N = '1' then
                                                                                RC <= '1';
                 next_state <= S10;
                                                                           when others \Rightarrow null;
             elsif D = '1' then
                                                                       end case;
             next_state <= S15;
elsif Q = '1' then
                                                                  end process;
                                                                  end process_3;
                 next_state <= S25;
             else
                 next_state <= S5;
             end if;
        when S10 \Rightarrow
             if CR = '1' then
                 next_state <= RT;</pre>
             elsif N = '1' then
                 next_state <= S15;</pre>
             elsif D = '1' then
                 next_state <= S20;
             elsif Q = '1' then
                 next_state <= S25;
             else
                 next_state <= S10;
             end if;
-- Continued in next column
```

5-48.


```
module\ problem\_6\_38\ (S,\,D,\,Y)\ ;
                                                            always @(S or D)
                                                                begin
input [1:0] S;
                                                                case (S)
input [3:0] D;
                                                                    2'b00 : Y \le D[0];
output Y;
                                                                    2'b01 : Y \le D[1];
reg Y;
                                                                    2'b10 : Y \le D[2];
                                                                    2'b11 : Y \le D[3];
// (continued in the next column)
                                                                endcase;
                                                                end
                                                            endmodule
```

5-49.*

```
\begin{array}{ll} \text{module problem\_6\_39 (S, D, Y) ;} & \text{always @(S or D)} \\ \text{begin} \\ \text{input [1:0] S ;} & \text{if (S == 2'b00) Y <= D[0];} \\ \text{input [3:0] D ;} & \text{else if (S == 2'b10) Y <= D[1];} \\ \text{output Y;} & \text{else if (S == 2'b10) Y <= D[2];} \\ \text{reg Y ;} & \text{else Y <= D[3];} \\ \\ \text{\# (continued in the next column)} & \text{end} \\ \text{endmodule} \\ \end{array}
```

5-50.+

```
//Serial BCD to Excess 3 Converter
                                                               B2X: if (X == 0)
module serial_BCD_Ex3(clk, reset, X, Z);
                                                                       next_state \le B3X0;
input clk, reset, X;
                                                                   else
output Z;
                                                                       next_state <= B31;
reg[2:0] state, next_state;
                                                               B3X0: next_state <= Init;
parameter Init = 3'b000, B10 = 3'b001,
                                                               B31: next_state <= Init;
B11=3'b011, B20= 3'b010, B21 = 3'b110,
                                                           endcase
B2X = 3'b111, B3X0 = 3'b100, B31 = 3'b101;
                                                           end
reg Z;
// State Register
                                                           // Output Function
always@(posedge clk or posedge reset)
                                                           always@(X or state)
begin
                                                           begin
if (reset == 1)
                                                               case (state)
   state <= Ínit;
                                                               Init: if (X == 0)
else
                                                                       Z \ll 1;
   state <= next_state;
                                                                       Z \le 0;
end
                                                               B10: if (X == 0)
// Next StateFunction
                                                                       Z \le 1;
always@(X or state)
                                                                   else
begin
                                                                       Z \le 0;
   case (state)
                                                               B11: Z \le X;
   Init: if (X == 0)
                                                               B20: Z \le X;
           next_state \le B10;
                                                               B21: if (X == 0)
                                                                       Z <= 1;
           next_state <= B11;
   B10: if (X == 0)
                                                                       Z \le 0;
           next_state <= B20;
                                                               B2X: if (X == 0)
       else
                                                                   Z \le 1;
                                                               else
Z <= 0;
           next_state <= B21;
   B11: next\_state \le B2X;
   B20: next_state \le B3X0;
                                                               B3X0: Z \le X;
   B21: if (X == 0)
                                                               B31: Z <= 1;
           next_state <= B3X0;
                                                           endcase
                                                           end
           next_state <= B31;
                                                           endmodule
// (continued in the next column)
```



5-51.

```
// State Diagram in Figure 5-40 using Verilog
module prob_5_51 (clk, reset, X, Z);
input clk, reset;
input[1:2] X;
output Z;
reg[1:0] state, next\_state; parameter A = 2'b00, B = 2'b01, C = 2'b11, D = 2'b10;
reg Z;
// State Register
always@(posedge clk or posedge reset)
begin
if (reset == 1)
    state \leq A;
else
    state <= next_state;
end
// Next StateFunction
always@(X or state)
begin
    case (state)
    A: if (X = 2b01 | X = 2b10)
             next_state <= B;</pre>
         else
             next_state \le A;
    B: if (X == \overline{2}'b10 \mid X == 2'b11)
             next_state <= D;</pre>
    next_state <= A;
C: if (X == 2'b00 | X == 2'b01)
// (continued in the next column)
```


```
next_state <= A;</pre>
        else
            next_state <= C;</pre>
    D: if (X == 2'b00 | X == 2'b11)
       next_state <= C;
        else
            next_state <= B;</pre>
    endcase
end
// Output Function
always@(X or state)
begin
    case (state)
    A: if (X == 2'b01 | X == 2'b00 | X == 2'b11)
            Z \le 0;
        else
            Z <= 1;
    B: if (X == 2'b10 | X == 2'b11)
            Z \le 1;
            Z \le 0;
    C: if (X == 2'b00 | X == 2'b10)
            Z \le 1;
        else
            Z \le 0;
    D: if (X == 2'b00 | X == 2'b11 | X == 01)
            Z \leq 1;
        else
            Z = 0;
    endcase
end
endmodule
```

5-52.

```
// State Diagram in Figure 5-41 using Verilog
                                                                                   next_state <= F;
module prob_5_52 (clk, reset, X, Z);
                                                                              else
input clk, reset;
                                                                                   next_state <= A;
                                                                          D: if (X == \overline{1})
input X:
output Z;
                                                                                   next_state <= C;</pre>
reg[2:0] state, next_state;
                                                                               else
parameter A = 3'b000, B = 3'b001,
                                                                                   next_state \le F;
C = 3'b010, D = 3'b011, E = 3'b100,
                                                                          E: if (X == 1)
F = 3'b101;
                                                                                   next_state <= E;</pre>
reg Z;
                                                                               else
// State Register
                                                                                   next_state <= C;</pre>
always@(posedge clk or posedge reset)
                                                                          F: if (X == 1)
begin
                                                                                   next_state \le F;
if (reset == 1)
                                                                               else
    state \leq A;
                                                                                   next_state <= E;</pre>
else
                                                                          endcase
                                                                      end
    state <= next_state;
// Next StateFunction
                                                                      // Output Function
always@(X or state)
                                                                      always@(X or state)
begin
                                                                      begin
    case (state)
                                                                          case (state)
    A: if (X == 1)
                                                                               A: Z \le 0;
                                                                               B: Z \le 0;
            next_state <= D;</pre>
                                                                               C: Z \le 0;
            next_state <= B;</pre>
                                                                               D: Z \le 1;
    B: if (X == 1)
                                                                              E: Z \le 1;
            next_state <= C;</pre>
                                                                              F: Z \le 1;
                                                                          endcase
        else
            next_state <= D;
                                                                      end
                                                                      endmodule
C: if (X == 1)
(continued in the next column)
```

5-53.*

```
\begin{array}{lll} \text{module JK\_FF (J, K, CLK, Q) ;} & \text{always @(negedge CLK)} \\ & \text{case (J)} \\ \text{input J, K, CLK ;} & \text{0"b0: Q <= K ? 0: Q;} \\ \text{output Q;} & \text{1"b1: Q <= K ? \sim Q: 1;} \\ \text{reg Q;} & \text{endcase} \\ & \text{endmodule} \\ \end{array}
```



5-54.

```
// State Machine for Batch Mixing System (Figure 5-29)
                                                                         if (reset == 1)
module batch_mixing_system (clk, reset, START, STOP, L0,
                                                                             state <= Init;
L1, L2, L3, NI, TZ, V1, V2, V3, PST, MX, TM, VE); input clk, reset, START, STOP, L0, L1, L2, L3, NI, TZ;
                                                                             state <= next_state;
output V1, V2, V3, PST, MX, TM, VE; reg V1, V2, V3, PST, MX, TM, VE;
                                                                         end
                                                                         // Next StateFunction
                                                                         always@( START or STOP or L0 or L1 or L2 or L3 or TZ or
reg[2:0] state, next_state;
parameter Init = 3'b000, Fill_1 = 3'b001,
                                                                         state)
                                                                         begin
Fill_2 = 3'b010, Fill_3 = 3'b011, Mix = 3'b100,
Empty = 3'b101;
                                                                             case (state)
                                                                             Init: if (START == 1 \& STOP == 0)
// State Register
always@(posedge clk or posedge reset)
                                                                                      next_state <= Fill_1;</pre>
begin
                                                                                      next_state <= Init; // (continued on the next page)</pre>
// (continued in the next column)
```

```
Fill_1: if (STOP == 1)
                                                                          endcase
                     next_state <= Init;</pre>
                                                                      end
                                                                      // Output Function
             else if (L1 == 1)
                                                                      always@(L2 or NI or STOP or L3 or TZ or state)
                     next_state <= Fill_2;</pre>
                                                                      begin
                 else
                     next_state <= Fill_1;</pre>
                                                                          case (state)
    Fill_2: if (STOP == 1)
                                                                              Fill_1: V1 \le 0;
                                                                              Fill_2: begin
                     next_state <= Init;</pre>
             else if (L2 == 1)
                                                                                   V2 \le 0;
                                                                                  if (L2 & ~ NI & ~STOP)
                       if (NI == 1)
                           next_state <= Fill_3;</pre>
                                                                                      PST \le 1;
                                                                                  else
                                                                                      PST \le 0;
                           next_state <= Mix;
                                                                                  end
                                                                              Fill_3: begin
                       next_state <= Fill_2;</pre>
    Fill_3: if (STOP == 1)
                                                                                   V3 \le 0;
                     next_state <= Init;
                                                                                  if (L3 & ~STOP)
             else if (L3 == 1)
                                                                                      PST \le 1;
                     next_state <= Mix;
                                                                                  else
                                                                                      PST \le 0;
                 else
                     next_state <= Fill_2;</pre>
                                                                                  end
    Mix: if (STOP == 1)
                                                                              Mix: begin
                                                                                  MX <= 1;
if (~TZ & ~STOP)
                     next_state <= Init;</pre>
             else if (TZ == 1)
                     next_state <= Empty;</pre>
                                                                                       TM \ll 1;
                 else
                                                                                  else
                     next_state <= Mix;
                                                                                       TM \le 0;
    Empty: if (STOP == 1 \mid L0 == 1)
                                                                                  end
                                                                              Empty: VE \le 1;
                next_state <= Init;</pre>
            else \\
                                                                          endcase
                 next_state <= Empty;</pre>
                                                                      end
// (continued in the next column)
                                                                      endmodule
```

5-55.

```
// State Machine for Jawbreaker Vending Machine
                                                                            S5c: if (N == 1)
module jawbreaker_vending_machine (clk, reset, CR, N, D, Q,
                                                                                    next_state <= S10c;
RC, DJ);
                                                                                 else if (D == 1)
input clk, reset, CR, N, D, Q;
output RC, DJ;
reg RC, DJ;
reg[6:0] state, next_state;
                                                                                         next_state <= S15c;
                                                                                    else if (Q == 1)
                                                                                             next_state <= Dispense;</pre>
                                                                                         else if (\overline{CR} == 1)
parameter Init = 7'\bar{b}0000001, S5c = 7'\bar{b}0000010,
                                                                                                 next_state <= Coin_Return;</pre>
S10c = 7'b0000100, S15c = 7'b0001000, S20c = 7'b0010000,
Dispense = 7'b0100000, Coin_Return = 7'b1000000;
                                                                                                 next_state <= S5c;
                                                                            S10c: if (N == 1)
                                                                                       next_state <= S15c;
// State Register
always@(posedge clk or posedge reset)
                                                                                  else if (D == 1)
                                                                                            next_state <= S20c;
begin
if (reset == 1)
                                                                                        else if (Q == 1)
    state <= Init;
                                                                                                   next_state <= Dispense;</pre>
else
                                                                                             else if (CR == 1)
    state <= next_state;
                                                                                                       next_state <= Coin_Return;</pre>
end
                                                                                                   else
// Next StateFunction
                                                                                                       next_state <= S10c;
                                                                            S15c: if (N == 1)
always@(CR or N or D or Q or state)
begin
                                                                                    next_state <= S20c;
    case (state)
                                                                                 else if (D == 1)
    Init: if (N == 1)
                                                                                         next_state <= Dispense;
                 next_state <= S5c;</pre>
                                                                                    else if (Q == 1)
        else if (D == 1)
                                                                                             next_state <= Dispense;</pre>
                 next_state <= S10c;
                                                                                         else if (CR == 1)
             else if (Q == 1)
                                                                                                 next_state <= Coin_Return;</pre>
                     next_state <= Dispense;</pre>
                                                                                                 next_state <= S15c;
                     next_state <= Init;</pre>
                                                                            S20c: if (N == 1)
// (continued in the next column)
                                                                                      next_state <= Dispense;</pre>
```