


CHAPTER 3

© 2008 Pearson Education, Inc.

3-1.


Place a 1 in each K-map cell where 2 or more inputs are equal to 1.



$$F = XZ + XY + YZ$$

This is the same function as the carry for the full adder.

3-2.*



$$F = AB + AC$$

3-3.

CD \ AB	00	01	11	10
00				
01				
11	1			
10			1	

$$W = A \bar{B} \bar{C} \bar{D} + A \bar{B} C D$$

CD \ AB	00	01	11	10
00				
01			1	
11				
10	1	1		1

$$X = \bar{A} \bar{B} C D + A \bar{B} \bar{C} + A \bar{B} \bar{D}$$

CD \ AB	00	01	11	10
00				
01		1		1
11				
10		1		1

$$Y = \bar{A} \bar{B} (\bar{C} D + C \bar{D}) + A \bar{B} (\bar{C} D + C \bar{D})$$

CD \ AB	00	01	11	10
00				
01	1			1
11	1			
10	1			1

$$Z = \bar{A} \bar{B} \bar{D} + B \bar{C} \bar{D} + A \bar{B} \bar{D}$$

3-4. a) For the 3 x 3 pattern, there are exactly three row, three column and two diagonal combinations that represent a win for the X player: $W = X_1 X_2 X_3 + X_4 X_5 X_6 + X_7 X_8 X_9 + X_1 X_4 X_7 + X_2 X_5 X_8 + X_3 X_6 X_9 + X_1 X_5 X_9 + X_3 X_5 X_7$ Gate Input cost = 32

b) $W = X_5 (X_1 X_9 + X_2 X_8 + X_3 X_7 + X_4 X_6) + X_1 X_2 X_3 + X_1 X_4 X_7 + X_7 X_8 X_9 + X_3 X_6 X_9$ Gate Input Cost = 30

3-5. a) For the 4 x 4 pattern, there are exactly four row, four column and two diagonal combinations that represent a win for the X player: $W = X_1 X_2 X_3 X_4 + X_5 X_6 X_7 X_8 + X_9 X_{10} X_{11} X_{12} + X_{13} X_{14} X_{15} X_{16} + X_1 X_5 X_9 X_{13} X_2 X_6 X_{10} X_{14} + X_3 X_7 X_{11} X_{15} + X_4 X_8 X_{12} X_{16} + X_1 X_6 X_{11} X_{16} + X_4 X_7 X_{10} X_{13}$ Gate Input cost = 50

b) $W = X_1 (X_2 X_3 X_4 + X_5 X_9 X_{13} + X_6 X_{11} X_{15}) + X_7 (X_5 X_6 X_8 + X_3 X_{11} X_{15} + X_4 X_{10} X_{13}) + X_9 X_{10} X_{11} X_{12} + X_{13} X_{14} X_{15} X_{16} + X_2 X_6 X_{10} X_{14} + X_4 X_8 X_{12} X_{16}$ Gate Input Cost = 48

3-6.

- a) Detecting a change in one-out-of-three inputs can be done using a parity function as Z. The truth table shown is for even parity. For this case,

$$Z = X1 \oplus X2 \oplus X3$$







If odd parity is chosen, then an alternative result for Z is:

$$Z = \overline{X1 \oplus X2 \oplus X3}$$

X1	X2	X3	Z
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

3-7.†

ABCD	GNS	YNS	RNS	GEW	YEW	REW
0000	1	0	0	0	0	1
0001	1	0	0	0	0	1
0011	1	0	0	0	0	1
0010	1	0	0	0	0	1
0110	1	0	0	0	0	1
0111	1	0	0	0	0	1
0101	0	1	0	0	0	1
0100	0	0	1	0	0	1
1100	0	0	1	1	0	0
1101	0	0	1	1	0	0
1111	0	0	1	1	0	0
1110	0	0	1	1	0	0
1010	0	0	1	1	0	0
1011	0	0	1	1	0	0
1001	0	0	1	0	1	0
1000	0	0	1	0	0	1



3-8.

A	B	C	S5	S4	S3	S2	S1	S0
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0	1

$$S0 = C$$

$$S1 = 0$$

$$S2 = \overline{A}B\overline{C} + A\overline{B}\overline{C}$$

$$S3 = \overline{A}BC + A\overline{B}C$$

$$S4 = A\overline{B} + AC$$

$$S5 = AB$$

Problem Solutions – Chapter 3

3-9.†

A	B	C	D	S2	S1	S0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	0
0	1	1	0	0	1	0
0	1	1	1	0	1	1
1	0	0	0	0	1	1
1	0	0	1	0	1	1
1	0	1	0	0	1	1
1	0	1	1	0	1	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	0	0

$$S0 = \overline{B} \overline{C} D + \overline{B} C \overline{D} + A \overline{B} + A \overline{C} \overline{D} + \overline{A} B C D$$

$$S1 = \overline{A} B + A \overline{B} + \overline{A} C D + B \overline{C} \overline{D}$$

$$S2 = A B C + A B D$$

3-10.

A	B	C	D	W	X	Y	Z
0	0	0	0	0	1	1	0
0	0	0	1	0	1	1	1
0	0	1	0	1	0	0	0
0	0	1	1	1	0	0	1
0	1	0	0	1	0	1	0
0	1	0	1	1	0	1	1
0	1	1	0	1	1	0	0
0	1	1	1	1	1	0	1
1	0	0	0	1	1	1	0
1	0	0	1	1	1	1	1
1010 to 1111				XXXX			

$$W = A + B + C$$

$$X = \overline{B} \overline{C} + B C$$

$$Y = \overline{C}$$

$$Z = D$$

3-11.

a)


PS	LS	RS	RR	PL	LL	RL
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	0	0

$$PL = PS$$


$$LL = \overline{PS} LS \overline{RS} + \overline{PS} LS RR$$

$$RL = \overline{PS} \overline{LS} RS + \overline{PS} RS \overline{RR}$$

b)



3-12.



b)

$$a = \overline{A}C + \overline{A}\overline{B}\overline{D} + \overline{A}BD + \overline{A}\overline{B}\overline{C}$$

$$b = \overline{A}\overline{B} + \overline{B}\overline{C} + \overline{A}\overline{C}\overline{D} + \overline{A}CD$$

$$c = \overline{A}B + \overline{B}\overline{C} + \overline{A}D$$

$$d = \overline{A}B\overline{C}D + \overline{A}\overline{B}\overline{C} + \overline{A}\overline{B}\overline{D} + \overline{A}\overline{B}C + \overline{A}C\overline{D}$$

$$e = \overline{B}\overline{C}\overline{D} + \overline{A}C\overline{D}$$


$$f = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{D} + \overline{A}B\overline{C} + \overline{A}\overline{C}\overline{D}$$

$$g = \overline{A}\overline{B}\overline{C} + \overline{A}B\overline{C} + \overline{A}\overline{B}C + \overline{A}C\overline{D}$$


c) The following gate input counts include input inverters and share AND gates.

Total gate inputs for this solutions = 74. Total gate inputs for book solution is 70. The book solution is better by 4 gate inputs.


3-13.




3-14.




3-15.†




3-16.




3-17.




a) Original circuit



b) Replacement with equivalents




c) Manipulate inverters




d) Cancel inverters


3-18.




a) Original circuit



b) Replacement with equivalents




c) Manipulate inverters




d) Cancel inverters

3-19.




3-20.




$$\begin{aligned} T1 &= \overline{X} \overline{Y} \\ T2 &= \overline{X} Y \\ T3 &= X \overline{Y} \\ F &= XY + \overline{X} \overline{Y} \end{aligned}$$

3-21.




Except for $G1 = 1$ and $G2A$ and $G2B = 0$, the outputs $Y0$ through $Y7$ are all 1's. Otherwise, one of $Y0$ through $Y7$ is equal to 0 with all others equal to 1. The output that is equal to 0 has index i = decimal value of the values of (A,B,C) in binary. E.g., if $(A,B,C) = (1,1,0)$, then $Y6 = 0$.


3-22.




3-23.




3-24.*



3-25.



3-26.




3-27.

$$A = (S_0 \cdot S_1 \cdot S_2 \cdot S_3 \cdot S_4 \cdot S_5) + M$$


$$L = A$$

$$V = \bar{A} = \overline{(S_0 \cdot S_1 \cdot S_2 \cdot S_3 \cdot S_4 \cdot S_5) + M}$$


$$C = V$$




3-28.




3-29.



3-30.*



3-31. (Errata: Replace “4” with “3” in “4-to-6-line decoder”)




3-32.


a) The Truth Table:

X_2	X_1	X_0	a	b	c	d	e	f	g
0	0	0	d	d	d	d	d	d	d
0	0	1	0	0	0	1	0	0	0
0	1	0	1	0	0	0	0	0	1
0	1	1	1	0	0	1	0	0	1
1	0	0	1	1	0	0	0	1	1
1	0	1	1	1	0	1	0	1	1
1	1	0	1	1	1	0	1	1	1
1	1	1	d	d	d	d	d	d	d


Note: $a = g$, $b = f$, and $c = e$.




b) $A = \{d\}$
 $B = \{a, g\}$
 $C = \{c, e\}$
 $D = \{b, f\}$




$$A = X_0$$



$$B = X_1 + X_2$$




$$C = X_1X_2$$



$$D = X_2$$


Gate input cost: $b = 4$ compared to $a = 27 + 11 = 38$

3-33.




3-34.

K-Map for GE5: BCD = (C3, C2, C1, C0)



$$GE5 = C3 + C2 (C1 + C0)$$



Equations for output logic:

$$P0 = D0 + GE5 \cdot D1$$

$$P1 = D2 + GE5 \cdot D1$$

$$P2 = D3 + GE5 \cdot D4$$

$$P3 = D5 + GE5 \cdot D4$$

$$P4 = D6 + GE5 \cdot D7$$


$$P5 = D8 + GE5 \cdot D7$$

$$P6 = D9 + GE5 \cdot D10$$

$$P7 = D11 + GE5 \cdot D10$$

$$P8 = D12 + GE5 \cdot D13$$

$$P9 = D14 + D15 + GE5 \cdot D13$$






3-35.*

D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
0	0	0	0	X	X	0
X	X	X	1	0	0	1
X	X	1	0	0	1	1
X	1	0	0	1	0	1
1	0	0	0	1	1	1

$$V = D_0 + D_1 + D_2 + D_3$$

$$A_0 = \overline{D_0}(D_1 + \overline{D_2})$$


$$A_1 = \overline{D_0}\overline{D_1}$$




3-36.

Decimal Inputs										Binary Outputs				
9	8	7	6	5	4	3	2	1	0	A ₃	A ₂	A ₁	A ₀	V
0	0	0	0	0	0	0	0	0	0	X	X	X	X	0
0	0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	0	1	X	0	0	0	1	1
0	0	0	0	0	0	0	1	X	X	0	0	1	0	1
0	0	0	0	0	0	1	X	X	X	0	0	1	1	1
0	0	0	0	0	1	X	X	X	X	0	1	0	0	1
0	0	0	0	1	X	X	X	X	X	0	1	0	1	1
0	0	0	1	X	X	X	X	X	X	0	1	1	0	1
0	0	1	X	X	X	X	X	X	X	0	1	1	1	1
0	1	X	X	X	X	X	X	X	X	1	0	0	0	1
1	X	X	X	X	X	X	X	X	X	1	0	0	1	1


3-37.




3-38.




3-39.




3-40.



3-41.



3-42.*




3-43.*

A_1	A_0	E	D_0	D_1	D_2	D_3
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1

Consider E as the data input and A_0, A_1 as the select lines. For a given combination on (A_1, A_0) , the value of E is distributed to the corresponding D output. For example for $(A_1, A_0) = (1, 0)$, the value of E appears on D_2 , while all other outputs have value 0.

3-44.




3-45.

a) $LR = LT \cdot BL + \overline{LT} \cdot BR + EM \cdot BL = BL \cdot (LT + EM) + \overline{LT} \cdot BR$
 $RR = RT \cdot BL + \overline{RT} \cdot BR + EM \cdot BL = BR \cdot (RT + EM) + \overline{RT} \cdot BR$

b) Maximum of four inputs on OR gates assumed.


LT	EM	BR	BL	LR
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1




For RR, same circuit with LT replace by RT.

3-46.

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1



3-47.*



3-48.

