Chip Series Comparison ESP32 Series ESP32-S2 Series ESP32-C3 Series ESP32-S3 Series Feature 2020 2020 2020 Launch year 2016 See ESP32 See ESP32-S3 See ESP32-S2 See ESP32-C3 Variants Datasheet Datasheet (PDF) Datasheet (PDF) Datasheet (PDF) (PDF) **Xtensa®** Xtensa® dualdual-/single Xtensa® single-32-bit single-core Core core 32-bit core 32-bit LX7 RISC-V core 32-bit LX7 LX6 802.11 b/g/n, 802.11 b/g/n, 802.11 b/g/n, 2.4 802.11 b/g/n, Wi-Fi protocols 2.4 GHz 2.4 GHz 2.4 GHz GHz Bluetooth v4.2 BR/EDR and × Bluetooth® Bluetooth 5.0 Bluetooth 5.0 Bluetooth Low Energy 240 MHz (160 Typical 240 MHz MHz for 240 MHz 160 MHz frequency ESP32-SOWD) **SRAM** 520 KB 400 KB 512 KB 320 KB 128 KB for 448 KB for 384 KB for 384 KB for ROM booting and core booting and booting and core booting and core functions functions core functions functions 2 MB, 4 MB, or 2 MB, 4 MB, or 4 MB or none, 8 MB or none. none, Embedded flash none, depending depending on depending on depending on on variants variants variants variants Up to 16 MB Up to 1 GB Up to 16 MB Up to 1 GB device, address device, address External flash device, address 8 device, address 11 MB + 248 11.5 MB each MB each time 32 MB each time KB each time time Up to 1 GB Up to 8 MB Up to 1 GB device, address device, address × External RAM device, address 11.5 MB each 4 MB each 32 MB each time time time ✓ Four-way or eight-way set associative for ✓ Four-way set ✓ Eight-way set instruction associative, associative, 32cache; four-way ✓ Two-way Cache independent bit set associative set associative data/instruction instruction cache for data cache, and data cache bus width 32-bit data/instruction bus width Peripherals Two 12-bit SAR Two 12-bit SAR Two 12-bit, 18 Two 12-bit, 20 ADCs, at most 6 ADC ADCs, 20 channels channels channels channels Two 8-bit Two 8-bit × × DAC channels channels Four 64-bit general-Four 64-bit Two 54-bit Four 54-bit purpose general-purpose general-purpose general-purpose **Timers** timers, and timers, and three timers, and three timers, and three three watchdog timers watchdog timers watchdog timers watchdog timers Temperature × 1 1 1 sensor × 14 Touch sensor 10 14 × × × 1 Hall sensor 43 22 45 **GPIO** 34 SPI 4 4 3 4 × 1 LCD interface 1 1 21 21 3 3 **UART** I2C 2 2 1 2 2, can be 1, can be configured to 1, can be 2, can be configured to configured to operate with configured to operate with 8/16/32 operate with operate with 8/16/24/32/48 125 /40/48-bit 8/16/24/32-bit 8/16/24/32-bit /64-bit resolution as an resolution as resolution as an resolution as an input or output an input or input or output input or output channel. output channel. channel. channel. Camera × 1 1 1 interface Dedicated DMA to UART, Dedicated DMA SPI, I2S, SDIO General-purpose, to UART, SPI, General-purpose, DMA AES, SHA, 12S, 3 TX channels, 3 5 TX channels, 5 slave, SD/MMC host, and ADC RX channels RX channels Controller EMAC, BT, and Wi-Fi 4 channels ¹, can 4 channels ², 2 8 channels ², 4 be configured to RMT 8 channels TX channels, 2 TX channels, 4 TX/RX channels RX channels RX channels 4 channels 1 8 channels 4 channels 1 × Pulse counter 6 channels 2 8 channels 1 8 channels 1 LED PWM 16 channels 2, six PWM 2, six PWM × × MCPWM outputs outputs × × 1 **USB OTG** 1 **TWAI®** controller 1 1 1 1 (compatible with ISO 11898-1) SD/SDIO/MMC 1 × × 1 host controller SDIO slave × × × 1 controller × × × Ethernet MAC 1 PicoRV32 core PicoRV32 core ULP **ULP FSM** × with 8 KB SRAM, with 8 KB SRAM, **ULP FSM ULP FSM** × 1 × × Debug Assist Security ✓ Faster and ✓ Faster and ✓ Faster and Secure boot safer, compared safer, compared safer, compared with ESP32 with ESP32 with ESP32 **PSRAM** Safer, **PSRAM** Flash encryption. Safer, compared with encryption. Safer, encryption ESP32 compared with compared with ESP32 ESP32 1024-bit OTP 4096-bit 4096-bit 4096-bit ✓ AES-128, ✓ AES-128, ✓ AES-128, ✓ AES-128, AES-192, AES-192, AES-256 (FIPS AES-256 (FIPS **AES** AES-256 (FIPS AES-256 (FIPS PUB 197); DMA PUB 197); DMA PUB 197); DMA PUB 197) support support support SHA-1, SHA-1, SHA-224, SHA-224, SHA-256, SHA-256, SHA-1, SHA-384, SHA-384, SHA-1, SHA-224, SHA-256, SHA-256 (FIPS SHA-512, SHA-512, HASH SHA-384, SHA-512/224, PUB 180-4); SHA-512/224, SHA-512 (FIPS SHA-512/256, DMA support SHA-512/256, PUB 180-4) SHA-512/t (FIPS SHA-512/t (FIPS PUB 180-4); PUB 180-4);

DMA support

Up to 4096 bits

✓ XTS-

AES-256

TBD

QFN56 7*7

AES-128, XTS-

DMA support

Up to 4096 bits

✓ XTS-

AES-256

AES-128, XTS-

22 µA (when

touch sensors

cycle of 1%)

QFN56 7*7

work with a duty

Up to 3072 bits

✓ XTS-AES-128

No such pattern

QFN32 5*5

Up to 4096

bits

×

×

×

100 μA (when

ADC work

with a duty

cycle of 1%)

QFN48 5*5,

on variants

Note 1: Reduced chip area compared with ESP32

• Note 2: Reduced chip area compared with ESP32 and ESP32-S2

Note 3: Die size: ESP32-C3 < ESP32-S2 < ESP32-S3 < ESP32

6*6, depending

RSA

RNG

HMAC

Digital

XTS

Other

Deep-sleep

monitored

pattern)

Size

(ULP sensor-

signature