


## Lab #1

# Implementing Combinational Logic in the MAX10 FPGA

---




## Introduction

The purpose of this lab is to program an FPGA to do basic combinational circuits, use switches, push buttons, and 7-segment led displays.


# Results

## 1 Prelab

### Part 1.1 Install Quartus



**Figure 1.1.1** Quartus 22.1.



**Figure 1.1.2** Quartus 22.1 Programmer.

## Part 1.2 Install ModelSim

Modelsim was substituted for Questa.





Figure 1.2.1 Questa Lite 2021.2.


### 1.3 Install SystemBuilder



**Figure 1.3.1** System Builder.

## 2 Design Flow using System Builder, Quartus Prime and ModelSim

### Part 2.1 Creating Project Files Using System Builder



**Figure 2.1.1** Creating a project with System Builder.

## Part 2.2 Compiling and Programming Using Quartus Prime




Figure 2.2.1 Programming using Quartus Prime.





Figure 2.2.2 Compiling using Quartus Prime.

## Part 2.3 Simulating in ModelSim-Intel Using a Testbench



**Figure 2.3.1** Wave Results for simulation of `tb_majority.v`.

```
# in = 000, out = 0
# in = 001, out = 0
# in = 010, out = 0
# in = 011, out = 1
# in = 100, out = 0
# in = 101, out = 1
# in = 110, out = 1
# in = 111, out = 1
```

**Figure 2.3.2** Report results for simulation of `tb_majority.v`.



---

## 3 Implementing Basic Combinational Logic Gates on the DE10-Lite Board

### Part 3.1 Verilog Code

```
//=====
//  This code is generated by Terasic System Builder
//=====

module Lab1_logic_gates(

    //////////// SEG7 ////////////
    output          [7:0]      HEX0,
    output          [7:0]      HEX1,
    output          [7:0]      HEX2,
    output          [7:0]      HEX3,
    output          [7:0]      HEX4,
    output          [7:0]      HEX5,

    //////////// KEY ////////////
    input           [1:0]      KEY,

    //////////// LED ////////////
    output          [9:0]      LEDR,

    //////////// SW ////////////
    input           [9:0]      SW
);
```

---

```

//=====
//  REG/WIRE declarations
//=====

//=====
//  Structural coding
//=====

// 2 input and gate
assign LEDR[0] = (SW[0]&SW[1]);

// 3 input or gate
assign LEDR[1] = (SW[2]|SW[3]|SW[4]);

// turn on led segment with switch
assign HEX2[3] = ~SW[9];

// turn on led segment with button 0
assign HEX0[1] = KEY[0];

// turn on led segment with button 1
assign HEX5[6] = KEY[1];

endmodule

```

**Figure 3.1.1** Verilog code for implementing sample basic combinational logic gates.

---

## Part 3.2 Testbench Module Verilog Code

```
`timescale 1ps/1ps
module tb_Lab1_logic_gates;
  reg [9:0] switches;
  reg [1:0] keys;
  wire [7:0] HEX0;
  wire [7:0] HEX1;
  wire [7:0] HEX2;
  wire [7:0] HEX3;
  wire [7:0] HEX4;
  wire [7:0] HEX5;
  wire [1:0] KEY;
  wire [9:0] LEDR;
  wire [9:0] SW;

  assign SW[9:0] = switches;
  assign KEY[1:0] = keys;

  // The part of the testbench that instantiates the hardware to be tested
  Lab1_logic_gates lg1 (.HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2),
    .HEX3(HEX3), .HEX4(HEX4), .HEX5(HEX5),
    .KEY(KEY), .LEDR(LEDR), .SW(SW));

  initial begin

    // 2 input and gate
```

---

```
$display("*****");
$display("2 input and gate");
switches[1] = 1'b0;
switches[0] = 1'b0;
#100
$display("in = %b, led[0] = %b", switches, LEDR[0]);

switches[1] = 1'b0;
switches[0] = 1'b1;
#100
$display("in = %b, led[0] = %b", switches, LEDR[0]);

switches[1] = 1'b1;
switches[0] = 1'b0;
#100
$display("in = %b, led[0] = %b", switches, LEDR[0]);

switches[1] = 1'b1;
switches[0] = 1'b1;
#100
$display("in = %b, led[0] = %b", switches, LEDR[0]);

// 3 input or gate
$display("*****");
$display("TEST: 3 input or gate");
switches[4] = 1'b0;
```

---

```
switches[3] = 1'b0;
switches[2] = 1'b0;
#100
$display("in = %b, led[1] = %b", switches, LEDR[1]);
```

```
switches[4] = 1'b0;
switches[3] = 1'b0;
switches[2] = 1'b1;
#100
$display("in = %b, led[1] = %b", switches, LEDR[1]);
```

```
switches[4] = 1'b0;
switches[3] = 1'b1;
switches[2] = 1'b0;
#100
$display("in = %b, led[1] = %b", switches, LEDR[1]);
```

```
switches[4] = 1'b0;
switches[3] = 1'b1;
switches[2] = 1'b1;
#100
$display("in = %b, led[1] = %b", switches, LEDR[1]);
```

```
switches[4] = 1'b1;
switches[3] = 1'b0;
switches[2] = 1'b0;
#100
```

---

```
$display("in = %b, led[1] = %b", switches, LEDR[1]);

switches[4] = 1'b1;
switches[3] = 1'b0;
switches[2] = 1'b1;
#100
$display("in = %b, led[1] = %b", switches, LEDR[1]);

switches[4] = 1'b1;
switches[3] = 1'b1;
switches[2] = 1'b0;
#100
$display("in = %b, led[1] = %b", switches, LEDR[1]);

switches[4] = 1'b1;
switches[3] = 1'b1;
switches[2] = 1'b1;
#100
$display("in = %b, led[1] = %b", switches, LEDR[1]);

// turn on led segment with switch 9
$display("*****");
$display("TEST: turn on led segment with switch 9");
switches[9] = 1'b0;
#100
$display("in = %b, HEX2 = %b", switches, HEX2);
switches[9] = 1'b1;
```

---

```
#100

$display("in = %b, HEX2 = %b", switches, HEX2);
switches[9] = 1'b0;

#100

$display("in = %b, HEX2 = %b", switches, HEX2);


// turn on led segment with button 0
$display("*****");
$display("TEST: turn on led segment with button 0");
keys[1] = 1'b1;

#100

$display("push buttons = %b, HEX0 = %b", keys, HEX0);
keys[0] = 1'b1;

#100

$display("push buttons = %b, HEX0 = %b", keys, HEX0);
keys[0] = 1'b0;

#100

$display("push buttons = %b, HEX0 = %b", keys, HEX0);
keys[0] = 1'b1;

#100

$display("push buttons = %b, HEX0 = %b", keys, HEX0);


// turn on led segment with button 1
$display("*****");
$display("TEST: turn on led segment with button 1");
keys[0] = 1'b1;
```

---

```

    #100

    $display("push buttons = %b, HEX5 = %b", keys, HEX5);

    keys[1] = 1'b0;

    #100

    $display("push buttons = %b, HEX5 = %b", keys, HEX5);

    keys[1] = 1'b1;

    #100

    $display("push buttons = %b, HEX5 = %b", keys, HEX5);

    keys[1] = 1'b0;

end

endmodule

```

**Figure 3.2.1** Verilog code for implementing a test bench for sample basic combinational logic gates.

### Part 3.3 Testbench Results Report

```

# *****

# 2 input and gate

# in = xxxxxxxx00, led[0] = 0
# in = xxxxxxxx01, led[0] = 0
# in = xxxxxxxx10, led[0] = 0
# in = xxxxxxxx11, led[0] = 1
# *****

# TEST: 3 input or gate

# in = xxxxx00011, led[1] = 0
# in = xxxxx00111, led[1] = 1
# in = xxxxx01011, led[1] = 1

```



---

```

# in = xxxxx01111, led[1] = 1
# in = xxxxx10011, led[1] = 1
# in = xxxxx10111, led[1] = 1
# in = xxxxx11011, led[1] = 1
# in = xxxxx11111, led[1] = 1
# *****

# TEST: turn on led segment with switch 9
# in = 0xxxx11111, HEX2 = zzzz1zzz
# in = 1xxxx11111, HEX2 = zzzz0zzz
# in = 0xxxx11111, HEX2 = zzzz1zzz
# *****


# TEST: turn on led segment with button 0
# push buttons = 1x, HEX0 = zzzzzxz
# push buttons = 11, HEX0 = zzzzz1z
# push buttons = 10, HEX0 = zzzzz0z
# push buttons = 11, HEX0 = zzzzz1z
# *****

# TEST: turn on led segment with button 1
# push buttons = 11, HEX5 = z1zzzzz
# push buttons = 01, HEX5 = z0zzzzz
# push buttons = 11, HEX5 = z1zzzzz

```

**Figure 3.3.1** Report from test bench for basic combinational logic gates.

## Part 3.4 Testbench Wave



**Figure 3.4.1** Wave result of test bench for sample basic combinational logic gates.

## 4 Implementing a Combinational Logic Decimal 7-segment Display for 4-bit Switch Inputs

### Part 4.1 Truth Table for Design


We used an Excel spreadsheet to graphically depict the digits on the 7 segment displays and come up with the truth tables.

SW[3]	SW[2]	SW[1]	SW[0]	HEX0	HEX0	HEX1[7]	HEX1[6]	HEX1[5]	HEX1[4]	HEX1[3]	HEX1[2]	HEX1[1]	HEX1[0]	HEX0[7]	HEX0[6]	HEX0[5]	HEX0[4]	HEX0[3]	HEX0[2]	HEX0[1]	HEX0[0]
0	0	0	0	0			1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
0	0	0	1	1			1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	0	1	0	2			1	1	1	1	1	1	1	1	1	0	1	0	0	1	0
0	0	1	1	3			1	1	1	1	1	1	1	1	1	1	0	1	1	0	0
0	1	0	0	4			1	1	1	1	1	1	1	1	1	1	0	0	1	1	0
0	1	0	1	5			1	1	1	1	1	1	1	1	1	1	0	0	1	0	1

**Figure 4.1.1** Graphical depictions of digits 0 - 5 for generating truth tables.

0	1	1	0	6			1	1	1	1	1	1	1	1	1	1	0	0	0	0	1	0
0	1	1	1	7			1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0
1	0	0	0	8			1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0
1	0	0	1	9			1	1	1	1	1	1	1	1	1	1	1	0	0	1	0	0
1	0	1	0	10			1	1	1	1	1	0	0	1	1	1	0	0	0	0	0	0
1	0	1	1	11			1	1	1	1	1	0	0	1	1	1	1	1	1	0	0	1

**Figure 4.1.2** Graphical depictions of digits 6 - 11 for generating truth tables.



**Figure 4.1.3** Graphical depictions of digits 12 - 15 for generating truth tables.

SW [3]	SW [2]	SW [1]	SW [0]	HEX1 [7]	HEX1 [6]	HEX1 [5]	HEX1 [4]	HEX1 [3]	HEX1 [2]	HEX1 [1]	HEX1 [0]
0	0	0	0	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	1
0	0	1	0	1	1	1	1	1	1	1	1
0	0	1	1	1	1	1	1	1	1	1	1
0	1	0	0	1	1	1	1	1	1	1	1
0	1	0	1	1	1	1	1	1	1	1	1
0	1	1	0	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1	0	0	1
1	0	1	1	1	1	1	1	1	0	0	1
1	1	0	0	1	1	1	1	1	0	0	1
1	1	0	1	1	1	1	1	1	0	0	1
1	1	1	0	1	1	1	1	1	0	0	1
1	1	1	1	1	1	1	1	1	0	0	1

SW [3]	SW [2]	SW [1]	SW [0]	HEX0 [7]	HEX0 [6]	HEX0 [5]	HEX0 [4]	HEX0 [3]	HEX0 [2]	HEX0 [1]	HEX0 [0]
0	0	0	0	1	1	0	0	0	0	0	0
0	0	0	1	1	1	1	1	1	0	0	1
0	0	1	0	1	0	1	0	0	1	0	0
0	0	1	1	1	0	1	1	0	0	0	0
0	1	0	0	1	0	0	1	1	0	0	1
0	1	0	1	1	0	0	1	0	0	1	0
0	1	1	0	1	0	0	0	0	0	1	0
0	1	1	1	1	1	1	1	1	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	1	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	0	0	0	0
1	0	1	1	1	1	1	1	1	0	0	1
1	1	0	0	1	0	1	0	0	1	0	0
1	1	0	1	1	0	1	1	0	0	0	0
1	1	1	0	1	0	0	1	1	0	0	1
1	1	1	1	1	0	0	1	0	0	1	0

**Figure 4.1.4** Truth tables for HEX1 and HEX0.

## Part 4.2 Karnaugh map for each output function




Figure 4.2.1 Karnaugh maps for each output function with derived equations.

---

## Part 4.3 Verilog Code for Design Implementation

```
//=====
//  This code is generated by Terasic System Builder
//=====

module Lab1_4bits_7seg(

    //////////// SEG7 ////////////
    output          [7:0]      HEX0,
    output          [7:0]      HEX1,
    output          [7:0]      HEX2,
    output          [7:0]      HEX3,
    output          [7:0]      HEX4,
    output          [7:0]      HEX5,

    //////////// LED ////////////
    output          [9:0]      LEDR,

    //////////// SW ////////////
    input           [9:0]      SW

);

//=====
//  REG/WIRE declarations
//=====
```

---

```

//=====
//  Structural coding
//=====

// Turn off LEDS
assign LEDR = 10'b0000000000;

// Turn off all the segments not used
assign HEX2 = 8'b11111111;
assign HEX3 = 8'b11111111;
assign HEX4 = 8'b11111111;
assign HEX5 = 8'b11111111;

// set HEX1
assign HEX1[7] = 1'b1;
assign HEX1[6] = 1'b1;
assign HEX1[5] = 1'b1;
assign HEX1[4] = 1'b1;
assign HEX1[3] = 1'b1;
assign HEX1[2] = (~SW[3]) | (SW[3] & (~SW[2]) & (~SW[1]));
assign HEX1[1] = (~SW[3]) | (SW[3] & (~SW[2]) & (~SW[1]));
assign HEX1[0] = 1'b1;

// set hex0
assign HEX0[7] = 1'b1;
assign HEX0[6] = ((~SW[3]) & (~SW[2]) & (~SW[1])) | (SW[3] & (~SW[2]) &
SW[1]) | ((~SW[3]) & SW[2] & SW[1] & SW[0]);
assign HEX0[5] = (SW[3] & SW[2] & (~SW[1])) | ((~SW[3]) & (~SW[2]) & SW[1]) |
((~SW[3]) & (~SW[2]) & SW[0]) | ((~SW[3]) & SW[1] & SW[0]) | (SW[3] &
(~SW[2]) & SW[1] & SW[0]);

```



---

```

assign HEX0[4] = (SW[0]) | ((~SW[3]) & SW[2] & (~SW[1])) | (SW[3] & SW[2] &
SW[1]);

assign HEX0[3] = ((~SW[3]) & (~SW[2]) & (~SW[1]) & SW[0]) | ((~SW[3]) & SW[2]
& (~SW[1]) & (~SW[0])) | ((~SW[3]) & SW[2] & SW[1] & SW[0]) | (SW[3] & SW[2]
& SW[1] & (~SW[0])) | (SW[3] & (~SW[2]) & SW[1] & SW[0]);

assign HEX0[2] = (SW[3] & SW[2] & (~SW[1]) & (~SW[0])) | ((~SW[3]) & (~SW[2])
& SW[1] & (~SW[0]));

assign HEX0[1] = ((~SW[3]) & SW[2] & (~SW[1]) & SW[0]) | ((~SW[3]) & SW[2] &
SW[1] & (~SW[0])) + (SW[3] & SW[2] & SW[1] & SW[0]);

assign HEX0[0] = ((~SW[3]) & (~SW[2]) & (~SW[1]) & SW[0]) | ((~SW[3]) & SW[2]
& (~SW[1]) & (~SW[0])) | (SW[3] & SW[2] & SW[1] & (~SW[0])) | (SW[3] &
(~SW[2]) & SW[1] & SW[0]);

endmodule

```

**Figure 4.3.1** Verilog Code for Design Implementation

## Part 4.4 Verilog Code Test Bench of Design Implementation

```

`timescale 1ps/1ps

module tb_majority;

reg [3:0] count;

wire [7:0] HEX0;

wire [7:0] HEX1;

wire [7:0] HEX2;

wire [7:0] HEX3;

wire [7:0] HEX4;

wire [7:0] HEX5;

wire [9:0] LEDR;

wire [9:0] SW;

assign SW[3:0] = count;

// The part of the testbench that instantiates the hardware to be tested
Lab1_4bits_7seg seg7(.HEX0(HEX0), .HEX1(HEX1), .HEX2(HEX2),
.HEX3(HEX3), .HEX4(HEX4), .HEX5(HEX5),

```

---

```

.LEDR(LEDRL), .SW(SW));
// The part of the testbench that creates test input signals
initial begin
    count = 4'b0000;
    repeat (16) begin
        #100
        $display("in = %b, out = %b", count, HEX1, HEX0);
        count = count + 4'b0001;
    end
end
endmodule

```

**Figure 4.4.1** Verilog Code Test Bench of Design Implementation

```


# in = 0000, out = 1111111111000000
# in = 0001, out = 1111111111111001
# in = 0010, out = 1111111110100100
# in = 0011, out = 1111111110110000
# in = 0100, out = 1111111110011001
# in = 0101, out = 1111111110010010
# in = 0110, out = 1111111110000010
# in = 0111, out = 1111111111111000
# in = 1000, out = 1111111110000000
# in = 1001, out = 1111111110010000
# in = 1010, out = 1111100111000000
# in = 1011, out = 1111100111111001
# in = 1100, out = 1111100110100100
# in = 1101, out = 1111100110110000
# in = 1110, out = 1111100110011001

```

---

# in = 1111, out = 1111100110010010

**Figure 4.4.2** Verilog Code Test Bench Results Report



**Figure 4.4.3** Verilog Code Test Bench Wave Results

## Part 4.5 Testing it in the DE10-Lite board

We programmed the DE10-Lite board and tested the Verilog program. We showed the running circuit to the TA.

## Discussion

The test bench code for the sample combinational circuits we created took us a lot of lines of code because the positions of the switches and that they were not related one to the other, so a sequential loop was not appropriate. The test bench code for the 4 bit to 7 segment 2 digits display decoder was shorter because we could use a loop.

We tried both approaches for debugging: the simulation and directly into the hardware. We found that only very little circuits can be debugged directly in hardware. The simulations through the test bench programs make it easier and automatically can assure you of full coverage of the code.

---

As we mentioned, the Quartus system currently uses Questa instead of ModelSim for Verilog simulations. They work very similar but we referenced the user documentation for the new Questa and were able to do things with a fairly easy conversion from the ModelSim tutorials and procedures specified in the lab.

We used Excel spreadsheets to make reference to the graphical positions of the led segments in the display all the way to the Karnaught maps to minimize errors due to data copying from one point to another. That worked very well for us as the equations came out without errors.

## **Conclusion**

For doing combinational circuits with an FPGA board, the ability to use the Verilog language and simulate the circuit, makes for easier debugging and faster implementation. The use of the Verilog assign statement was enough to make simple combinational circuits that could translate inputs from manual switches to numbers displayed on 7 segment led displays.