





GPI0

RF7 4G/5G 32 mMIMO TRX 200MHz oBW, 400MHz iBW 16DL/8UL MIMO layers (7-3 FH split) 16DL/16UL MIMO streams (7-2 FH split)











RF7 4G/5G 64 mMIMO TRX 200MHz oBW, 200MHz iBW 16DL/8UL MIMO layers (7-3 FH split) 16DL/16UL MIMO streams (7-2 FH split)





BCN sys. Ref. + DFE sys. Ref.

CG2

BCN sys. Ref. DFE sys. Ref.

Watchdog(s)

& status

↓←

DFE 3 Core Supply PWR_EN

DFE 3 & 4 POL

← JTAG/BSCAN

←UART TX/R<mark>K</mark>−

←SEQ. PWR. GCOD-

DDR5 16GB (16Gbit x16 (12pcs)

8x 50GE eCPRI

DDR5 m

—Thor Reset

Boot Flash

256MB

distrip.

JTAG

JTAG Trace 12C

Thor L1 Low Master Engine

DSP Cores (L1 Low)

ARM Cores O&M

Local O&M PTP -BNC

50GE 50GE PCIe ctrl.IF Sync IF SPI 1GE

50GE 50GE PCle ctrl.IF 1GE ←

eCPRI routing and

Physical layer SyncE

clock recovery

Boot

256MB

Thor L1 Low Slave Engine

Device_ID-01

ARM Cores O&M
Local O&M
B

DSP Cores (L1 Low)

QSPI Sync IF

UL signal Pre-

Sync IF

synthesizer. Clock
Device ctrl. Buffer

8x 50GE eCPRI

DDR5 16GB (16Gbit x16 (12pcs)

PLLs & status

50GE 50GE

FH switch

-10/25/50 GE eCPRI-

R&D test connector

PCIe Trace

JTAG

JTAG

Sync.

Resets / GPIOs

, I2C DDR4 ctrl. SPI

QSPI

JESD

2x FB

4x Rx

SPI/ GPIO

RFIC 8TRX

GPIO

16x JESD

Master Mars SoC

LTE: 8x20 MHz, NR:2x100 MHz /pipe

ARM O&M PSS & DDR & Peripherals

Slave Mars SoC

Device_ID-0001

LTE: 8x20 MHz, NR: 2x100 MHz / pipe

PSS & DDR & Peripherals

Sync., 1GE, GPIO, Ctrl. Bus, Test

Slave Mars SoC

Device_ID-0010

LTE: 8x20 MHz, NR:2x100 MHz /pipe

ARM PSS & DDR & Peripherals

Sync., 1GE, GPIO, Ctrl. Bus, Test

Slave Mars SoC

Device_ID-0011

LTE: 8x20 MHz, NR: 2x100 MHz / pipe

PSS & DDR & Peripherals

Sync., 1GE, GPIO, Ctrl. Bus, Test

16T16R, oBW=200 MHz, iBW=400 MHz

DDR4

16T16R, oBW=200 MHz, iBW=400 MHz

16T16R, oBW=200 MHz, iBW=400 MHz

L1Low DL CFR DPD

16T16R, oBW=200 MHz, iBW=400 MHz

Device_ID-0000

JESD204C

RFIC 8TRX

Analog FE x8

