

- ✓ RF7 3GPP LTE/5G 64TRx,
- ✓ 200 MHz oBW / 400 MHz iBW
- ✓ 16DL/16UL MIMO streams (FH 7-2 Init.)
- ✓ 16DL/8UL MIMO layers (FH 7-3 sw updt.)

**TRX Module**

**64TRX sub-assembly**

**MARS DFE Master SoC** 16TRx

LTE: 8x20 MHz, NR: 4x100 MHz / pipe  
oBW =200MHz iBW=400 MHz

O&M Master

PSS

Security host

ETH

FFT/ iFFT

DFE

JESD

Misc.

8T8R RFIC

JESD DAC/ADC

8T8R RFIC

JESD DAC/ADC

Analog FE x4

PA

FB

LNA

**MARS DFE Slave SoC** 16TRx

LTE: 8x20 MHz, NR: 4x100 MHz / pipe  
oBW =200MHz iBW=400 MHz

ETH

FFT/ iFFT

DFE

JESD

Misc.

8T8R RFIC

JESD DAC/ADC

8T8R RFIC

JESD DAC/ADC

Analog FE x4

PA

FB

LNA

**MARS DFE Slave SoC** 16TRx

LTE: 8x20 MHz, NR: 4x100 MHz / pipe  
oBW =200MHz iBW=400 MHz

ETH

FFT/ iFFT

DFE

JESD

Misc.

8T8R RFIC

JESD DAC/ADC

8T8R RFIC

JESD DAC/ADC

Analog FE x4

PA

FB

LNA

**MARS DFE Slave SoC** 16TRx

LTE: 8x20 MHz, NR: 4x100 MHz / pipe  
oBW =200MHz iBW=400 MHz

ETH

FFT/ iFFT

DFE

JESD

Misc.

8T8R RFIC

JESD DAC/ADC

8T8R RFIC

JESD DAC/ADC


Analog FE x4

PA

FB

LNA

**Antenna module**



**FH sub-assembly**

**Radio Module PSU**  
880 – 1300 W

**Thor L1 Low engine**  
Sync. Master  
16 streams NR: 2x 100 MHz

ETH

IRC / Precode.

BF

ETH

Ctrl.

Sync.

System Module


ABIO

Ethernet private / public transport network.

-48V


4x 10GE / 25GE / 50GE

2x 50GE eCPRI






**RF7 4G/5G 64 mMIMO TRX 200MHz oBW, 400MHz iBW**  
**16DL/8UL MIMO layers (7-3 FH split)**  
**16DL/16UL MIMO streams (7-2 FH split)**








RF7 4G/5G 32 mMIMO TRX 200MHz oBW, 400MHz iBW  
16DL/8UL MIMO layers (7-3 FH split)  
16DL/16UL MIMO streams (7-2 FH split)









### ***LMI test port adapter***












RF7 4G/5G 64 mMIMO TRX 200MHz oBW, 200MHz iBW  
16DL/8UL MIMO layers (7-3 FH split)  
16DL/16UL MIMO streams (7-2 FH split)





**32TRX sub-assembly**

The diagram illustrates the architecture of a 32TRX sub-assembly, showing the flow of power, data, and control signals between various components.

**Power Section:**

- Radio Module PSU 880 – 1300 W:** Provides power to the system, including surge protection, EMC, inrush, and polarity protection, and power measurement.
- Common bus converter +12V:** Converts the PSU output to a +12V bus.
- POL / Reg. GROUP2:** Manages power for DFE 1 Core supply, DFE 2 Core supply, and DFE 1 & 2 POL supplies.
- Power Sequencer:** Manages voltage monitoring, GPIO Control, HW Reset(s), and Watchdog(s).
- RF-lineup supplies:** Provides P5V\_RX, P1V8\_PAM, P5V\_PAM, N10V\_PAM, and P5V\_PAM\_bias to the 32 PAs.
- TRX Free-run clocks:** Includes XO 125M and XO 25M clocks.

**Processing and Control Section:**

- Thor L1 Low Engine (Device\_ID-00):** Contains DSP Cores (L1 Low) for Digital BF, UL, and Channel Estimation, and ARM Cores O&M for Local O&M control and PTP-BNC Sync.
- Master Mars SoC (Device\_ID-0000):** Contains ARM O&M PSS & DDR & Peripherals, 16T16R, and various interfaces (SPI, QSPI, eMMC, I2C, GPIO, JTAG).
- Memory:** Includes DDR4 1GB, DDR5 16GB (16Gbit x16 (12pcs)), and eMMC Flash 8GB.
- Interfaces:** Includes SFP56 (10/25/50 GE eCPRI), LMI (Vcc, SGMII, UART, Test clk, JTAG/BSCAN), and various control lines (JTAG/BSCAN, UART TX/RX, Unit LED, Misc. Ctrl.).

**Antenna and Calibration Section:**

- 32x ADVM Switch:** Switches between Full drain (V0) and Low drain (V1) states.
- 32 PAs:** 32 Power Amplifiers connected to the switch.
- Wilkinson Antenna calibration network:** Used for antenna calibration.
- Factory\_cal / Tx\_mon:** Factory calibration and transmission monitoring.
- BF\_CAL\_32\_0:** Baseband calibration for 32 channels.

**Clock and Timing Section:**

- Main clock generator (CG1):** Generates the system clock (Sys. Clk.) from XO and TCXO inputs.
- CG2:** Clock generator for the 1GE C&M Switch.
- VCXO:** Voltage-controlled crystal oscillator.

### Antenna module



[illegible]

**Filter sub-assembly**

The diagram shows a 4x4 grid of 16 filter elements, each represented by a square containing a wavy line pattern. To the right of the grid is a 4x4 grid of connections, where each connection is represented by a pair of intersecting lines (one red, one blue) forming an 'X' shape. The connections are arranged in a 4x4 grid, with each row and column corresponding to a filter element. The connections are labeled with numbers 1 through 16, indicating the specific filter element associated with each connection.