
Lab 4-1 – Pipelined CPU

(w/o control flow instrs.)

CSED 311
Sungjun Cho


Datapath (w/o contol flow instrs.)

- You don't have to implement control flow instructions now
 - E.g., JAL, BEQ, ...



Datapath (w/o control flow instrs.)

How to halt CPU?



Update pipeline registers

- You need to understand how pipeline registers work
 - Pipeline registers are updated at rising edge of the clock

```
reg IF_ID_inst;
reg ID EX alu op;
reg ID_EX_alu_src;
reg ID EX mem write;
reg ID EX mem read;
reg ID_EX_mem_to_reg;
reg ID_EX_reg_write;
reg ID_EX_rs1_data;
reg ID_EX_rs2_data;
reg ID_EX_imm;
reg ID EX ALU ctrl unit input;
reg ID_EX_rd;
reg EX MEM mem write;
reg EX MEM mem read:
reg EX_MEM_is_branch;
reg EX MEM mem to reg;
reg EX_MEM_reg_write;
reg EX_MEM_alu_out;
reg EX MEM dmem data;
reg EX_MEM_rd;
reg MEM_WB_mem_to_reg;
reg MEM_WB_reg_write;
reg MEM WB mem to reg src 1;
reg MEM WB mem to reg src 2;
```


```
RegisterFile reg_file (
 .reset (),
  .clk (),
  .rs1 (),
  .rs2 (),
  .rd (),
  .rd_din (),
  .write_enable (), // input
  .rs1 dout (),
  .rs2_dout ()
ControlUnit ctrl unit 🛚
  .part of inst(), // input
  .mem read(),
  .mem_to_reg(),
  .mem_write(),
  .alu src(),
  .write_enable(), // output
  .pc_to_reg(),
  .alu_op().
  .is_ecall()
ImmediateGenerator imm_gen(
  .part_of_inst(), // input
  .imm gen out() // output
always @(posedge clk) begin
 if (reset) begin
 end
 else begin
 end
```

Hazard

- Your implementation should resolve:
 - Data hazard
 - Structural hazard
 - We do not append hardware modules to resolve structural hazard
 - Control hazard
 - We do not implement branch instructions now

Data hazard


You need to detect when the data hazard occurs



NOP must be inserted if data forwarding does not occur NOP must be inserted if data forwarding does not occur because your register files is not updated in the middle of clock cycle


Data hazard


• To stall the pipeline, you need to prevent some registers from being written



Data hazard


 To reduce stalls, you can also implement data forwarding (extra credit)






Data hazard (forwarding)


- Your register file does not write data into register file in the middle of clock cycle
 - Register x2 read by add x14, x2, x2 is old



Data hazard (forwarding)

- Your register file does not write data into register file in the middle of clock cycle
 - We need to forward data from MEM/WB to ID stage





Data hazard (forwarding)

 You might need more pipeline register fields to implement forwarding

> reg ID_EX_alu_op; req ID EX alu src; reg ID EX mem write; reg ID_EX_mem_read; reg ID EX mem to reg; reg ID_EX_reg_write; reg ID EX rs1 data: reg ID EX rs2 data; reg ID EX imm; reg ID_EX_ALU_ctrl_unit_input; reg ID_EX_rd; reg EX_MEM_mem_write; reg EX_MEM_mem_read; reg EX MEM is branch; reg EX_MEM_mem_to_reg; reg EX_MEM_reg_write; reg EX MEM alu out; reg EX_MEM_dmem_data; reg EX_MEM_rd; reg MEM_WB_mem_to_reg; reg MEM_WB_reg_write; reg MEM_WB_mem_to_reg_src_1; reg MEM WB mem to reg src 2

You can't implement forwarding with these pipeline registers

Submission

- Implementation (Deadline: 5/03 9:00 am)
 - 5-stage pipelined CPU
 - Data hazard
 - Stall (no extra credit)
 - Data forwarding (extra credit +5)
 - You don't have to handle control hazard
 - Branch instructions will not be used in this implementation
 - You need to follow the rules described in lab_guide.pdf
- Report (Deadline: 5/03 23:59)
 - How does your pipelined CPU work?
 - Compare total cycles between the single cycle and pipeliend CPU
 - Non-control flow input file
 - How to implement data forwarding?
 - When forwarded?
 - How to implement hazard detection?
 - When detected?

Submission

- File format
 - .zip file name: Lab4_{team_num}_{student1_id}_{student2_id}.zip
 - Contents of the zip file (only *.v):
 - cpu.v
 - •
 - Do not include top.v, Memory.v, and RegisterFile.v

Evaluation environment

• Vivado (XSim) will be used to evaluate your submission

Lab schedule

- All students must implement pipelined CPU without branch
 - Students will implement verilog- or simulator-based CPU from Lab 4-2

