Vivado simulation guide


CSED 311

Sungjun Cho


Create project




- Choose RTL Project
 - Uncheck all check boxes under "RTL Project"




Do nothing and go to Next




Do nothing and go to Next




- Select anything you want and go to next
 - This section is required for FPGA. However, because we do not use FPGA, we ignore this section




Finish project setup




This is the project main page




Click 'Add sources' from 'Simulation Sources'




Choose 'Add or create simulation sources'




Select default simulation set (sim_1) and click 'Add Files'




Select not only Verilog files (*.v) but also simulation input file (binary instructions)



Select not only Verilog files (*.v) but also simulation input file (binary instructions)




- Choose 'Copy sources into project' and 'Include all design sources for simulation'
 - The former copies (imports) your sources files into the project directory.
 - As a result, although you modify your files in Vivado project, the original source files will not be reflected.



Import results

You must verify whether both Verilog files and simulation input file are correctly

imported



Run simulation

• From simulation, select 'Run Simulation' and 'Run Behavioral Simulation'

