CSED311 Lab2: Single-Cycle CPU

TA email: csed311-ta@postech.ac.kr

Assignment

- Use ModelSim or Vivado
- Implement a single-cycle RISC-V CPU (RV32I)
 - Single-cycle CPU
 - Datapath
 - ALU
 - Register file
 - Control unit
 - Generate the control signals used in the datapath
 - Your implementation of the CPU should process one instruction in a cycle

Assignment

- A skeleton code and testbench will be provided
 - Memory.v, RegisterFile.v, cpu.v
 - Please do not modify top.v
 - 2 test code will be provided
 - basic_ripes.asm, basic_mem.txt -> non-control flow test
 - loop_ripes.asm, loop_mem.txt -> control flow test
 - Use *_ripes.asm for Ripes (will be explained later)
 - Use *_mem.txt for Verilog

RV32I

- All instructions that you need to implement are in opcodes.v file
- We are going to use the ECALL instruction to halt the machine at the end of a program
 - ECALL instruction executed with GPR[x17]==10 will halt the machine
 - -- Set the **is_halted==1**, then the Verilog simulation will end
- Other instructions follow the RV32I manual
 - References:
 - See riscv-spec-v2.2.pdf provided for the lab
 - https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#sltu

RV32I

	L 1 1	9:12]		rd	1101111	$_{ m JAL}$
imm[11.6	0.1	imm[20 10:1 11 19:12]				JAL
imm[11:0]		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	$_{\mathrm{BGE}}$
imm[11:0]		rs1	010	rd	0000011	LW
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]		rs1	000	rd	0010011	ADDI
imm[11:0]		rs1	100	rd	0010011	XORI
imm[11:0]		rs1	110	rd	0010011	ORI
imm[11:0]		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	100	$^{\mathrm{rd}}$	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
00000000000		00000	000	00000	1110011	ECAL

Modularization

- Modularize the main CPU structure (strongly recommended)
 - Datapath
 - ALU
 - Register file
 - Control Unit
 - Etc.
 - MUX, adder, ...
- You may modify the interfaces of some of the modules (e.g., control, imm_gen, etc.)
 but keep it well modularized

Magic Memory

- In Memory.v
- It is NOT a realistic model of the main memory
 - In our lab, memory works like a register file, except that the memory is byte-addressable and accessed with memory address instead of register ID
 - Real memory devices are much slower than CPUs
 - However, we assume there is a magic memory with very low latency for simplicity

Evaluation Criteria

Source code

- The score will be calculated based on the final register values (x1-x31) of the Verilog RTL after (unshared) testbenches for evaluation are executed (i.e., how many registers have the correct values)
- You are encouraged to run your own program on your Verilog RTL model

Report

- You can write report in Korean or English
- The report should include (1) introduction, (2) design, (3) implementation, (4) discussion, and (5) conclusion sections
- Key points:
 - Single-cycle CPU design and implementation
 - Description of whether each module(RF, memory, PC, control unit, ..) is clock synchronous or asynchronous
 - Description of each stage in single-cycle CPU


Assignment Submission

- Submit your report and source code on PLMS with filename:
 - Lab2_{TeamID}_{StudentID1}_{StudentID2}.pdf
 - PDF file of your report
 - Lab2_{TeamID}_{StudentID1}_{StudentID2}.zip
 - Zip file of your source code (without top.v)
 - Do not create a folder within the zip file

Ex)

- **Correct filename**: Lab2_99_20211111_20212222.zip
- Wrong filenames: Lab2_Team99_20211111_20212222.zip,
 Lab2_John_20211111_20212222.zip, John_20211111_20212222.zip,
 Lab2_20211111.zip, John_Ann_Lab2.zip

Zip file content (note there is no folder):




Due date

- 1st week (optional) submission (Non-control flow instructions only)
 - Deadline: 2022. 3. 22 09:00 a.m.
 - This is not mandatory. The result will not be reflected in the lab score.
 - We will run the TBs for testing non-control flow instructions and let you know the score
- 2nd week final submission (All instructions required in this lab)
 - Code: 2022. 3. 29 / 09:00 a.m.
 - Report: 2022. 3. 29 / 23:59 p.m.
 - This is the mandatory part that will be reflected in the lab score
 - Evaluation will be done with both non-control flow and control flow instructions

Ripes Simulator

Ripes

- Ripes is a visual computer architecture simulator and assembly code editor built for the RISC-V instruction set architecture
- Ripes can help you debug code



Ripes


- How to install?
 - https://github.com/mortbopet/Ripes/releases/tag/v2.2.4

▼ Assets 7




- An error for VCRUNTIME140_1.dll may be displayed
 - In this case, please install the Microsoft Visual C++ redistributable package from the link below
 - https://docs.microsoft.com/en-US/cpp/windows/latest-supported-vc-redist?view=msvc-170


Ripes – Processor configuration



Ripes – Loading a program



Ripes – Running the program



As you can see, assembly code uses pseudo-instructions and register aliases. See "RISC-V Assembly Programmer's Handbook" Chapter of RISC-V manual.

How to compile and run your own C program on Ripes and Verilog RTL (Non-mandatory)

Cross-compiler


- How to install?
 - Use Docker (MacOS/Windows10/Linux Support)
 - For Windows10 users,
 - Use CSE Education Slurm Cluster to use Docker
 - You can request the account of CSE Education Slurm Cluster at the below link
 - https://postechackr.sharepoint.com/sites/cse/SitePages/CSE-Cluster-Howto.aspx?csf=1&e=qwAkG9&cid=dfb4c189-2455-4381-a8c1-2489054f57bb
 - Or, use WSL to run docker on your computer
 - Get docker image
 - \$ docker pull acplpostech/acpl_ubuntu_18.04_riscv:latest
 - Start docker
 - \$ docker run -v ~:/mnt -it --rm acplpostech/acpl_ubuntu_18.04_riscv:latest /bin/bash

Cross-compiler

- Risc-V Assembly Code Generate (Use /RISCV_Crosscompile/script.sh)
 - \$ cd /RISCV_Crosscompile
 - \$./script.sh file_name

C Code (example.c)

```
int main()
{
    long long a, b, next;
    long long i;
    a = 0;
    b = 1;
    next = a + b;
    for(i = 0; i<10; i++)
    {
        a = b;
        b = next;
        next = a + b;
    }
    return 0;
}</pre>
```



Assembly Code

Cross-compiler

Risc-V Assembly Code Generate (Use /RISCV_Crosscompile/script.sh)

```
    Output file
        /RISCV_Crosscompile/{file_name}_ripes.asm -> for Ripes input
    $ mv /RISCV_Crosscompile/{file_name}_ripes.asm /mnt
```

\$ exit #exit docker


Now you can find {file_name}_ripes.asm in home directory

Caution

- Since we model RV32I without the "M" extension for multiply/divide,
 you can't use multiplication on the c code
- You can still multiply or divide by a power of 2 using shift left or right operations
- You will need to some additional instructions that are commonly generated by the compiler

Single-cycle CPU Datapath for LUI and AUIPC (Optional)





ALUSrc1[1:0] For LUI Instruction



LUI Instruction

x[rd] = Immediate(shifted) + 64'b0


AUIPC Instruction

x[rd] = PC + Immediate(shifted)


1. Make new program with cross-compiler output file ({file_name}_ripes.asm)

```
Ripes
File Edit View Help
           ⟨ ⟩ | 100 ms | ⇒ ⟩ | >
  100
1010
01
Editor
             Source code
                                                                                      Input type: 
Assembly C Executable code
                                                                                                                                                                          View mode: O Binary O Disassembled 💽 🕢
              1 <add_func>:
                                sp,sp,-32
                                s0,28(sp)
                                a0,-20(s0)
                               a1,-24(s0)
                                a4,-20(s0)
                                a5,-24(s0)
                                a0,a5,0
                                s0,28(sp)
                               sp,sp,32
                        jalr zero,0(ra)
                                sp, sp, -32
                                ra,28(sp)
                                s0,24(sp)
                                a5, zero, 19
                                a5,-24(s0)
                                a1,-24(s0)
                                a0,-20(s0)
                                ra,0(ra) # <main+0x28>
                                a0,-28(s0)
                                a4,-28(s0)
```


2. Move the <main> function to the top (because default PC is 0x0 in Ripes)



3. Replace 'jalr zero, 0(ra)' at the end of <main> with 'li a7, 10' & 'ecall' (exit inst.)




4. For every function call, replace 'auipc ra, 0x0' & 'jalr ra, 0(ra)' with 'jal ra, <add_func>' (target function)



5. For every function return, replace 'jalr zero, 0(ra)' with 'jr ra' (return)


```
<add_func>:
        addi
                sp,sp,-32
                s0,28(sp)
        SW
        addi
                s0,sp,32
                a0,-20(s0)
                a1,-24(s0)
                a4,-20(s0)
        lw
                a5,-24(s0)
        add
                a5,a4,a5
        addi
                a0,a5,0
        1w
                s0,28(sp)
        addi
                sp,sp,32
        jalr
                zero, 0(ra)
```

6. Now you can simulate the source code in Ripes.



Running the machine code with testbench

7. Use parser.sh in Docker to extract HEX instruction code from Ripes disassembled instruction code



00112e23 00812c23 02010413 01300793 00e00793 fe842583 fec42503 034000ef fea42223 fe442703 fec42783

Initialize instruction memory

