# **CSE331-HW4 Report**

# 1-) Explanations

# mainController Explanations

My first step of building this processor was determining the main controller states. The main controller is a combinational circuit that produces necessary signals according to operation opcodes for all the other parts of the processor.

Opcode	Operations	MenRead	(Mem Reg	MemWik	(Ry With	Reg Pet (	Breach	Bne fr	Nu Sec	ALVOP	
0000	( ) AND	0	0	0	1	1	0 (	0	0	1000	1
0000	13 ADD 1	0	0	0	1	1	0	0	0	000	IV
0000	> SUB	0	0	0	1 1	1	0	0	0	000	V
0000	3xOR	0	10	0	1	1	0	0	0	000	1
0000	TNOR	0	0	101	1	1	0	10	0	000	
0000	> OR	0 /	0	0	1	1	0	0	0	000	
0007	> APPI	0	0	0	7	0	10	0	1	001	
0010	JANDI	0	0	0	1	6	0	0	1-2	010	/
0011	3081	0	0	0	1	0	0	0	11	Du	
0100	->NORI	0	0	0	1	0	0	0	1	100	
0101	→ BEQ	0	0	0	0	0	1	0	0	101	
0110	→ BNF	10	0	0	0	0	0	1	0	101	
Oill	→ SLT1	0	0 1	0	1	0	0	10	1	110	
1000	->LW	11	1	0	1	0	0	0	1	001	/
1001	w24-	101	0	1	0	0	0	0	1	001	
	· 1		-								

I have determined all the necessary signals for all the operations. Afterwards, I have calculated the boolean expressions for operations according to their opcodes.

Afterwards, I have calculated signals' and ALUOP's boolean expressions using operation expressions.

\* Reg Ost : R-type

\* Boe : BNE

& Mem Read: Lw

4 Mem Reg: LW

\* Mem write: SW

\* Require: R-type+ADDI + ANDI + ORI+NORI+SLTI+ LW

& ALUSRC: ADDI+ ANDI+ ORI + NORI + SCTI+ LW+SW

\* ALUOPIZI: NORI + BEQ + BNE+ SLTI

A ALU OP []: ANDI+ ORI+ SLTI

\*ALUOPEOJ: ADDI+ORI+BEQ+BNI+LW+SW

	•			-0
Operations	Function	ALUOP (	Action	( ALUCTR /
- AND	000	000	and	110
> AOD	200	000	add	000
> SUB	010	000	Sub	010
->xoR	011	000	×01	001
>NOR	100	000	101	101
→OR	101	000	or	1111
> ADDI	\ ×××	001	add	000
-ANDI	XXX	010	and	110
SORI	XXX	011	or	111
> NORI	×××	100	nor	101
→ BEQ	XXX	107	sub	010
-> GNE	XXX	201	Sub	010
7 SLT1	XXX	110	516	100
SILW	×××	007	add	000
75W	XXX	007	udd	000
	•			

# aluController Explanations

My second step was building the aluController. aluContoller is a combinational circuit that produces necessary alu control signals for alu to do the right calculations for the given operation.

I have determined all the right operations the ALU needs to do for each operation.

Afterwards, I have calculated the boolean expressions for ALUCTR according to the function codes and the opcodes.

# instructionMemory Explanations

instructionMemory.v is used to fetch the needed instruction according to the current PC. At the start, it reads all the instructions from a file called instruction.mem. It stores them inside. In each positive clock, it retrieves the instruction with the PC number.

**NOTE:** I have chosen to read from the file here instead of the testbench and sending the instructions as an input at first because when I tried that, the compiler gave an error saying that I cannot put a 2d array as an input without changing some settings. I did not want to change anything without knowing therefore I have done all reading and writing inside the modules.

# registers Explanation

registers.v is used to fetch data from the given two register addresses. At the start, it reads all the register data from a file called registers.mem. It does fetching whenever a new address is given. It also does writing to the given register address when the regWrite signal is 1. It does writing when the clock turns from 1 to 0. The writing happens to a file called registersOutput.mem.

### memory Explanation

memory.v is used to fetch data from the given memory address. At the start, it reads all memory data from a file called memory.mem. It does fetching when memRead signal is 1. It also does wiriting to the given memory address when the memWrite signal is 1. It does writing when the clock turns from 1 to 0. The writing happens to a file calles memoryOutput.mem

# miniMips Explanation

miniMips.v is a module capable of doing and, add, sub, xor, nor, or, addi, andi, ori, nori, beq, bne, slti, lw and sw operations. It includes a PC counter mechanism, instructionMemory, registers, mainController, aluController, signExtend module, alu, branching mechanism,

memory, muxes inside. Some of these are already explained above. The alu is the same alu I have used in HW3. All it's information and testbenches are included in HW3.

PC counter mechanism: In each switch of clock from 0 to 1, PC is incremented by 1. However, if there is a branch then the PC is incremented by 1+signExtendedImmediate.

Branching mechanism: The equality of rs and rt is checked. It is anded with branch signal. Also the reverse of the equality result is anded with bne signal. At the end these two are ored. If the result is 1 then it means there will be a branch.

#### General structure:

- -Firstly the instruction is fetched. It is divided into parts.
- -mainController and aluController produces signals.
- -Fetching from register module is done.
- -Alu operations are done with the fetched data and produced signals.
- -Rs and rt equality is checked.
- -PC for next operation is calculated.
- -If needed, necessary read, write from/to memory is done.
- -If needed, needed write to register is done.
- -Repeat.

**IMPORTANT NOTE:** For the code to work, I have written "C:/altera/13.1/workspace/hw1/" to file directory whenever I read from a file/write to file. You might need to change these directories. You need to check

- -instructionMemory.v
- -registers.v
- -memory.v

modules for that.

# **2-) Tests**

#### mainController.v test

```
VSIM 5> step -current

# time = 0, opcode =0000, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=1, branch=0, bneSig=0, aluSrc=0, aluOp=000

# time = 20, opcode =0001, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=001

# time = 40, opcode =0010, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=010

# time = 60, opcode =0011, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=011

# time = 80, opcode =0100, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=100

# time = 100, opcode =0101, memRead=0, memReg=0, memWrite=0, regWrite=0, regDst=0, branch=1, bneSig=0, aluSrc=0, aluOp=101

# time = 120, opcode =0111, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=1, aluSrc=1, aluOp=101

# time = 140, opcode =0111, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=101

# time = 160, opcode =1000, memRead=1, memReg=1, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=101

# time = 180, opcode =1001, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=101

# time = 180, opcode =1001, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=001

# time = 180, opcode =1001, memRead=0, memReg=0, memWrite=0, regWrite=1, regDst=0, branch=0, bneSig=0, aluSrc=1, aluOp=001
```

```
# time = 0 func=000, aluOp=000, aluContol=110
# time =20 func=010, aluOp=000, aluContol=000
# time =40 func=010, aluOp=000, aluContol=010
# time =60 func=011, aluOp=000, aluContol=001
# time =80 func=100, aluOp=000, aluContol=101
# time =100 func=101, aluOp=000, aluContol=111
# time =120 func=000, aluOp=001, aluContol=110
# time =140 func=000, aluOp=010, aluContol=110
# time =160 func=000, aluOp=011, aluContol=111
# time =180 func=000, aluOp=100, aluContol=101
# time =200 func=000, aluOp=101, aluContol=101
# time =220 func=000, aluOp=101, aluContol=100
# time =240 func=000, aluOp=101, aluContol=100
# time =240 func=000, aluOp=001, aluContol=000
```

### instructionMemory.v test

# registers.v test

```
=70, clock=1, writeData=00000000000000000000000000011, writeReg=011, expected=000000000000000000000000011,
time=80, clock=0, writeData=00000000000000000000000000001, writeReg=011, expected=000000000000000000000000011,
readReg1=011, readData1=0000000000000000000000000000011, readReg2=100, readData2=000000000000000000000000000000
time=110, clock=1, writeData=00000000000000000000000000011, writeReg=101, expected=00000000000000000000000011,
time=150, clock=1, writeData=00000000000000000000000000111, writeReg=111, expected=00000000000000000000000111,
time=160, clock=0, writeData=00000000000000000000000000111, writeReg=111, expected=00000000000000000000000111,
readReg1=110, readData1=00000000000000000000000000000110, readReg2=111, readData2=0000000000000000000000000111
```

# memory.v Test

```
memRead=0, readData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
```

### miniMips.v Test

There are in total of 64 instructions in the instructions.mem file. However there are only 30 legit tests are done. The others are skipped with the bne and beq instructions.

```
1-) and $1, $2, $3
2-) and $2, $1, $3
3-) add $3, $2, $3
4-) add $4, $3, $5
5-) sub $5, $4, $2
6-) sub $6, $5, $4
7-) xor $1, $5, $4
8-) xor $2, $1, $5
9-) nor $7, $2, $1
10-) nor $1, $7, $2
11-) or $1, $1, $6
12-) or $5, $7, $4
                       (Here I show that 0 register cannot be overwritten.)
13-) addi $0, $7, 5
14-) addi $2, $3, 1
15-) and $2, $3, 1
16-) and $1, $4, 7
17-) ori $1, $1, 7
```

```
20-) nori $1, $4, 3
 21-) beg $3, $4, 10
 22-) beq $5, $5, 10
 33-) bne $5, $5, 10
 34-) bne $6, $7, 24
 59-) slti $7, $6, 1
 60-) slti $4, $1, 7
 61-) sw $2, 2($3)
 62-) sw $3, 3($4)
 63-) lw $5, 2($2)
 64-) lw $7, 5($2)
VSIM 5> step -current
# time=60, clock=1, PC=000000000000000000000000000011 currentInstruction=0000011101100001, aluCtr=000,
```

18-) ori \$4, \$4, 1 19-) nori \$5, \$5, 2

```
time=130, clock=0, PC=0000000000000000000000000000111 currentInstruction=0000101100001011, aluCtr=001,
time=140, clock=1, PC=00000000000000000000000000000111 currentInstruction=00000011010101011, aluCtr=001,
time=210, clock=0, PC=000000000000000000000000000111 currentInstruction=0000001110001101, aluCtr=111,
memWrite=0, writeData=1111111111111111111111111111110, regWrite=1, chosenWriteData=111111111111111111111111111
time=240, clock=1, PC=0000000000000000000000000001100 currentInstruction=0001111000000101, aluCtr=000,
time=280, clock=1, PC=00000000000000000000000000001110 currentInstruction=0010010100000011, aluCtr=110,
memWrite=0, writeData=0000000000000000000000000001010, regWrite=1, chosenWriteData=0000000000000000000000000000
time=290, clock=0, PC=0000000000000000000000000001111 currentInstruction=0010010100000011, aluCtr=110,
time=300, clock=1, PC=00000000000000000000000000001111 currentInstruction=0010100001000111, aluCtr=110,
time=340, clock=1, PC=00000000000000000000000000000000001 currentInstruction=0011100100000001, aluCtr=111,
memWrite=0, writeData=00000000000000000000000000000010, regWrite=1, chosenWriteData=000000000000000000000000011
time=370, clock=0, PC=00000000000000000000000000001011 currentInstruction=0100101101000010, aluCtr=101,
```

```
time=480, clock=1, PC=000000000000000000000000111010 currentInstruction=0111110111000001, aluCtr=100,
time=500, clock=1, PC=0000000000000000000000000011011 currentInstruction=0111001100000111, aluCtr=100,
time=520, clock=1, PC=00000000000000000000000000000011100 currentInstruction=1001011010000010, aluCtr=000,
time=530, clock=0, PC=0000000000000000000000000000011101 currentInstruction=1001011010000010, aluCtr=000,
time=540, clock=1, PC=000000000000000000000000111101 currentInstruction=1001100011000011, aluCtr=000,
time=550, clock=0, PC=00000000000000000000000000000011110 currentInstruction=1001100011000011, aluCtr=000,
time=560, clock=1, PC=000000000000000000000000111110 currentInstruction=1000010101000010, aluCtr=000,
```

readDatal=000000000000000000000000000110, chosenAluInput2=0000000000000000011, aluResult(memoryAddress)=000000000000000000111,