Guía mínima de Puertos de entrada salida TM4C1294

Nota: Todos los GPIO son tolerantes a 5-V cuando se configuran como entradas, excepto para PB0 y PB1, que están limitados a 3.6V

La arquitectura ARM permite un esquema de "lee-modifica-almacena" (**READ-MODIFY-STORE**), de tal forma que la modificación de los valores de los registros se puede hacer de esta manera, especialmente cuando un registro agrupa la configuración de diversos módulos, con el fin de modificar solo los bits del módulo de interés sin afectar los demás.

Los pasos recomendados para programar un GPIO como Digital general (sin protocolo en particular)

- Activar el Reloj para el puerto en cuestión en el registro RCGCGPIO del Sistema de Control. Esperar
 a que se estabilice el modulo; en el registro PRGPIO (General-Purpose Input/Output Peripheral
 Ready) del Sistema de Control, se activa el bit del puerto correspondiente que indica que el puerto está
 listo para acceso.
- 2. Configurar la dirección (Input/Output) de las terminales del puerto con el registro GPIODIR.

3. Programar los bits del registro **GPIOAFSEL** para emplearlos como **GPIO digitales**, o para emplearlos con una Función Alterna. (En Reset, para la mayoría de los pines, GPIOAFSEL = 0)

- 4. Programar la función alterna (no corresponde a esta práctica).
- 5. Por default las terminales entregan 2mA. Para una configuración diferente, se programan los bits correspondientes del registro GPIOPC, así como los registros GPIODRxR.
- 6. Programar los registros de Pullup / Pulldown / Opendrain GPIOPUR, GPIOPDR, GPIOODR.
- 7. Habilitar el modo Digital con el registro **GPIODEN**.
- 8. Configurar parámetros para interrupción (no corresponde a esta práctica).

Para acceder a los bits específicos, se emplea la dirección Base del Puerto y se le suma el valor de cada bit según la siguiente tabla.

If we wish to access bit	Constant
7	0x0200
<mark>6</mark>	0x0100
<mark>(5</mark>)	0x0080
<mark>(4</mark>)	0x0040
(<mark>3</mark>)	0x0020
<mark>2</mark>	0x0010
1	0x0008
<u>0</u>	0x0004

Por ejemplo, si se quiere acceder a todos los bits a la vez, se lee todo el puerto definiendo la dirección:

Dirección base del Puerto + 0x3FC

Creación del archivo fuente para emplear los puertos GPIO

Para tener acceso a los registros de configuración, se requiere conocer sus direcciones en el mapa de memoria.

Una forma de conocer estas direcciones es extrayéndolas del manual del microprocesador, lo cual a demás de tomar tiempo es bastante tedioso.

La otra forma es aprovechar que alguien más ya hizo el trabajo, definiendo cada dirección y un nombre simbólico que podemos usar dentro del programa.

Estos nombres y direcciones están en un pequeño archivo llamado "gpio_regs.s" que contiene solo los puertos GPIO y del Sistema de control.

Por ejemplo, el registro que contiene el bit que controla la habilitación del Reloj para los puertos GPIO consiste en la localidad de memoria con la siguiente dirección.

```
SYSCTL_RCGCGPIO_R .equ 0x400FE608

Y el registro donde leemos el estado de las terminales es en el registro con la siguiente dirección.

GPIO_PORTA_DATA_R .equ 0x400583FC
```

Una forma de agregar esta información al programa es definiendo en memoria ROM cada una de estas direcciones y asociarla con un símbolo de la siguiente forma

```
SYSCTL_RCGCGPIO_R .field 0x400FE608
GPIO_PORTA_DATA_R .field 0x400583FC
```

Lo cual ocupa espacio de memoria ROM. Una forma de hacer uso eficiente de la memoria ROM es colocar el valor de la dirección solo donde se requiera, haciendo referencia con el símbolo asociado. Para esto usaremos el archivo gpio_regs.s y una Macro que realiza la carga del valor de la dirección de 32 bits en un registro de trabajo haciendo dos cargas de 16 bits, en primer lugar cargando la parte baja de la dirección en el registro y después cargando la parte alta en los 16 bits más altos.

La carga de un valor en un registro emplea direccionamiento inmediato. Este modo de direccionamiento es explícito en el cuerpo de la Macro, pero no es explícito al usarla. A continuación se muestra la Macro:

```
LDR32 .macro P1, P2
                                          ; P1, P2 son argumentos de la macro
                                      ; P1 es el Destino, P2 es la Fuente
             (P2 & 0xFFFF0000) >> 16, temp
                                                ; el símbolo temp contiene los 16 MSB
             P2 & 0x0000FFFF, P2
                                                ; P2 contiene los 16 LSB
      .eval
       MOVW
             P1, #P2
                                                ; carga en destino 16 LSB
        MOVT
             P1, #temp
                                                 carga en destino 16 MSB
                                                 fin de macro
      .endm
```

Direccionamiento inmediato

Al usar la Macro, el direccionamiento inmediato no es explicito como en las instrucciones nativas, por lo que hay que tener cuidado al emplear la Macro:

```
val .equ 0x12345678 ; valor definido en el mismo archivo fuente

; o en un archivo aparte

LDR32 R0, val ; carga del dato 0x12345678 en R0 empleando la Macro

LDR32 R1, 0xFFFF0000

Parámetros de la macro (sin "#")
```

Programa fuente básico. Encendido y Apagado de un Bit.

A continuación se describen las partes del programa.

Archivos a incluir. Con la directiva .include se especifican los archivos en donde se tiene la lista de los nombres y direcciones de los registros GPIO y el archivo donde se define la macro.

```
.include "gpio_reg.s"
.include "macros.s"
```

La estructura del programa es la siguiente: Llama a una subrutina de inicialización de puertos PortF_Init, llama a una función llamada led_toggle para cambiar el estado de un LED, llama a una función de retardo, se repite lo mismo haciendo salto incondicional a la dirección Loop1. Notar que se hace uso de la instrucción **BL para llamado a subrutinas y BX LR para regreso de éstas.**

	.global main
	.text
main:	
	BL PortF_Init
Loop1	BL led_toggle
	BL delay
	B Loop1

Las funciones.

PortF_Init: Se hace uso de la Macro para cargar la dirección de 32 bits en un Registro para usarlo como apuntador ①, extraer su contenido ② y modificarlo③, o escribir directamente un nuevo valor ④.

```
PortF_Init:
                                                           ; 1) U activate clock for Port F
                   LDR32 R1, SYSCTL_RCGCGPIO_R
                   LDR R0, [R1]
                                                              \mathfrak{G} set bit 5 to turn on clock
                   ORR R0, R0, #0x20
                   STR R0, [R1]
                   LDR32 R1, GPIO_PORTF_DIR_R
                                                           ; 2) set direction register
                                                              4 PF0 output
                   MOV R0, #0x01
                   STR R0, [R1]
                   LDR32 R1, GPIO_PORTF_DEN_R
                                                           ; 3) enable Port F digital port
                                                                  ; 1 means enable digital I/O
                   MOV R0, #0x1
                   STR R0, [R1]
                   BX LR
```

La función led_toggle: Se apunta al registro de datos del Puerto, se extrae su contenido, se modifica y se escribe el valor resultante de regreso en el registro de datos del puerto.

```
led_toggle:

LDR32 R1, GPIO_PORTF_DATA_R ; (1) pointer to Port F Data Register

LDR R0, [R1] ; (2) read all of Port F

EOR R0, R0, #0x01 ; (3) NOT a bit 0, guarda en R0

;LDR32 R1, GPIO_PORTF_DATA_R ; (4) escribe en el reg de datos

STR R0, [R1]

BX LR
```

Función de retardo.

Su función solo es consumir ciclos de reloj. Entre cada cambio de estado de la terminal donde conectamos el LED, el programa se quedará en ese estado hasta que se termine el retardo y vuelva a cambiar de estado, con la finalidad de que podamos apreciar a simple vista ese cambio. Se implementa un contador con un ciclo, el valor del contador dependerá del tiempo que queremos que se consuma. El reloj del sistema es de 16 MHz después de un Reset. Empleando el periodo de un reloj de 16 MHz, se calcula de forma aproximada el tiempo, por ejemplo para 100 ms. 100 [ms] /62.5 [ns] = 1600000. Naturalmente se requiere una cuenta de 16000000 para 1 segundo.

Tabla 10-7 Mapa de registros GPIO

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	RW	0×0000.0000	GPIO Data	759
0x400	GPIODIR	RW	0x0000.0000	GPIO Direction	760
0x404	GPIOIS	RW	0×0000.0000	GPIO Interrupt Sense	761
0×408	GPIOIBE	RW	0×0000.0000	GPIO Interrupt Both Edges	762
0x40C	GPIOIEV	RW	0x0000.0000	GPIO Interrupt Event	763
0x410	GPIOIM	RW	0×0000.0000	GPIO Interrupt Mask	764
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	765
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	767
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	769
0x420	GPIOAFSEL	RW	-	GPIO Alternate Function Select	770
0×500	CPIODR2R	RW	0x0000.00FF	GPIO 2-mA Drive Select	772
0x504	GPIODR4R	RW	0x0000.0000	GPIO 4-mA Drive Select	773
0x508	GPIODR8R	RW	0x0000.0000	GPIO 8-mA Drive Select	774
0x50C	GPIOODR	RW	0x0000.0000	GPIO Open Drain Select	775
0x510	GPIOPUR	RW	-	GPIO Pull-Up Select	776
0x514	GPIOPDR	RW	0×0000.0000	GPIO Pull-Down Select	778
0x518	GPIOSLR	RW	0×0000.0000	GPIO Slew Rate Control Select	780
0x51C	GPIODEN	RW	-	GPIO Digital Enable	781
0x520	GPIOLOCK	RW	0×0000.0001	GPIO Lock	783
0x524	GPIOCR	-	-	GPIO Commit	784
0x528	GPIOAMSEL	RW	0×0000.0000	GPIO Analog Mode Select	786
0x52C	GPIOPCTL	RW	-	GPIO Port Control	787
0x530	GPIOADCCTL	RW	0x0000.0000	GPIO ADC Control	789
0×534	GPIODMACTL	RW	0×0000.0000	GPIO DMA Control	790
0x538	GPIOSI	RW	0×0000.0000	GPIO Select Interrupt	791
0x53C	GPIODR12R	RW	0x0000.0000	GPIO 12-mA Drive Select	792
0x540	GPIOWAKEPEN	RW	0×0000.0000	GPIO Wake Pin Enable	793
0x544	GPIOWAKELVL	RW	0x0000.0000	GPIO Wake Level	795
0×548	GPIOWAKESTAT	RO	0×0000.0000	GPIO Wake Status	797
0xFC0	GPIOPP	RO	0x0000.0001	GPIO Peripheral Property	799
0xFC4	GPIOPC	RW	0×0000.0000	GPIO Peripheral Configuration	800
0xFD0	GPIOPeriphID4	RO	0×0000.0000	GPIO Peripheral Identification 4	803

0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	804
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	805
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	806
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	807
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	808
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	809
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	810
0xFF0	GPIOPCellID0	RO	Ux0000.000D	GPIO PrimeCell Identification 0	811
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	812
0xFF8	GPIOPCelIID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	813
0xFFC	GPIOPCelIID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	814

Register 89: General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO), offset 0x608


The **RCGCGPIO** register provides software the capability to enable and disable GPIO modules in Run mode. When enabled, a module is provided a clock and accesses to module registers are allowed. When disabled, the clock is disabled to save power and accesses to module registers generate a bus fault.

Important: This register should be used to control the clocking for the GPIO modules.

General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO)

Base 0x400F.E000 Offset 0x608

Type RW, reset 0x0000.0000



Bit/Field	Name	Type	Reset	Description
31:15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	R14	RW	0	GPIO Port Q Run Mode Clock Gating Control

Value Description

O GPIO Port Q is disabled.

1 Enable and provide a clock to GPIO Port Q in Run mode.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the GPIODATA register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the GPIO Direction (GPIODIR) register (see page 760).


In order to write to GPIODATA, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be set. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are set in the address mask cause the corresponding bits in GPIODATA to be read, and bits that are clear in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)


GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.A000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x000



This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 749 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Setting a bit in the **GPIODIR** register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.



Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

Note: Tamper pins enabled in the Hibernate Tamper IO Control and Status (HIBTPIO) register override the AFSEL configuration.

The GPIOAFSEL register is the mode control select register. If a bit is clear, the pin is used as a GPIO and is controlled by the GPIO registers. Setting a bit in this register configures the corresponding GPIO line to be controlled by an associated peripheral. Several possible peripheral functions are multiplexed on each GPIO. The GPIO Port Control (GPIOPCTL) register is used to select one of the possible functions. Table 26-5 on page 1817 details which functions are muxed on each GPIO pin. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Important: The table below shows special consideration GPIO pins. Most GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0). Special consideration pins may be programed to a non-GPIO function or may have special commit controls out of reset. In addition, a Power-On-Reset (POR) returns these GPIO to their original special consideration state.

Table 19 0. Of 10 1 1110 Ititil Openial Collolaciations	Table 10-8.	GPIO Pins	With Sp	pecial Co	nsiderations
---	-------------	------------------	---------	-----------	--------------

GPIO Pins	Default Reset State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL	GPIOCR
PC[3:0]	JTAG/SWD	1	1	0	1	0x1	0
PD[7]	GPIO ^a	0	0	0	0	0x0	0
PE[7]	GPIO ^a	0	0	0	0	0x0	0

a. This pin is configured as a GPIO by default but is locked and can only be reprogrammed by unlocking the pin in the **GPIOLOCK** register and uncommitting it by setting the **GPIOCR** register.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware signals including the GPIO pins that can function as JTAG/SWD signals and the NMI signal. The commit control process must be followed for these pins, even if they are programmed as alternate functions other than JTAG/SWD or NMI; see "Commit Control" on page 752.

Note: If the device fails initialization during reset, the hardware toggles the TDO output as an indication of failure. Thus, during board layout, designers should not designate the TDO pin as a GPIO in sensitive applications where the possibility of toggling could affect the design.


Caution – It is possible to create a software sequence that prevents the debugger from connecting to the TM4C1294NCPDT microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. As a result, the debugger may be locked out of the part. This issue can be avoided with a software routine that restores JTAG functionality based on an external or software trigger. In the case that the software routine is not implemented and the device is locked out of the part, this issue can be solved by using the TM4C1294NCPDT Flash Programmer "Unlock" feature. Please refer to LMFLASHPROGRAMMER on the TI web for more information.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is provided for the GPIO pins that can be used as the four JTAG/SWD pins and the NMI pin (see "Signal Tables" on page 1781 for pin numbers). Writes to protected bits of the GPIO Alternate Function Select (GPIOAFSEL) register (see page 770), GPIO

Pull Up Select (GPIOPUR) register (see page 776), GPIO Pull-Down Select (GPIOPDR) register (see page 778), and GPIO Digital Enable (GPIODEN) register (see page 781) are not committed to storage unless the GPIO Lock (GPIOLOCK) register (see page 783) has been unlocked and the appropriate bits of the GPIO Commit (GPIOCR) register (see page 784) have been set.

When using the I²C module, in addition to setting the GPIOAFSEL register bits for the I²C clock and data pins, the data pins should be set to open drain using the GPIO Open Drain Select (GPIOODR) register (see examples in "Initialization and Configuration" on page 753).

GPIO Alternate Function Select (GPIOAFSEL)



Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	AFSEL	RW	-	GPIO Alternate Function Select


Value Description

- The associated pin functions as a GPIO and is controlled by the GPIO registers.
- The associated pin functions as a peripheral signal and is controlled by the alternate hardware function.
 The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 743.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware. By default, all GPIO pins have 2-mA drive.

Note: This register has no effect on port pins PL6 and PL7.



Setting a bit in either the **GPIODR4** register or the **GPIODR8** register clears the corresponding 2-mA enable bit. The change is effective on the next clock cycle.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. Each GPIO signal in the port can be individually configured without affecting the other pads. When setting the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

Note: This register has no effect on port pins PL6 and PL7.

GPIO 4-mA Drive Select (GPIODR4R) GPIO Port A (AHB) base: 0x4005.8000 GPIO Port B (AHB) base: 0x4005.9000 GPIO Port C (AHB) base: 0x4005.4000 GPIO Port D (AHB) base: 0x4005.B000 GPIO Port E (AHB) base: 0x4005.C000 GPIO Port F (AHB) base: 0x4005.D000 GPIO Port G (AHB) base: 0x4005.E000 GPIO Port H (AHB) base: 0x4005.F000 GPIO Port J (AHB) base: 0x4006.0000 GPIO Port K (AHB) base: 0x4006.1000 GPIO Port L (AHB) base: 0x4006.2000 GPIO Port M (AHB) base: 0x4006.3000 GPIO Port N (AHB) base: 0x4006.4000 GPIO Port P (AHB) base: 0x4006.5000 GPIO Port Q (AHB) base: 0x4006.6000 Offset 0x504 Type RW, reset 0x0000.0000 27 26 24 23 22 21 20 19 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 15 13 11 10 8 7 6 5 14 12 reserved DRV4 Туре RO RO RO RO RO RO RO RO RW RW RW RW RW RW RW RW 0 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description 31:8 RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 DRV4 RW 0x00 Output Pad 4-mA Drive Enable Value Description 0 The drive for the corresponding GPIO pin is controlled by the GPIODR2R or GPIODR8R register. The corresponding GPIO pin has 4-mA drive. 1

Setting a bit in either the **GPIODR2** register or the **GPIODR8** register clears the corresponding 4-mA enable bit. The change is effective on the next clock cycle.

26.4 GPIO Pins and Alternate Functions

Table 26-5. GPIO Pins and Alternate Functions

		Analog				igital Fu	nction (G	PIOPCT	L PMCx B	it Field E	encoding)	b		
Ю	Pin	or Special Function ^a	1	2	3	4	5	6	7	8	11	13	14	15
PA0	33	-	UORx	I2C9SCL	TOCCP0	-	-	-	CANORX	-	-	-	-	-
PA1	34	-	UOTx	I2C9SDA	TOCCP1	-	-	-	CANOTX	-	-	-	-	-
PA2	35	-	U4Rx	I2C8SCL	T1CCP0	-	-	-	-	-	-	-	-	SSI0Clk
PA3	36	-	U4Tx	I2C8SDA	T1CCP1	-	-	-	-	-	-	-	-	SSI0Fss
PA4	37	-	U3Rx	I2C7SCL	T2CCP0	-	-	-	-	-	-	-	-	SSTOXDATO
PA5	38	-	U3Tx	I2C7SDA	T2CCP1	-	-	-	-	-	-	-	-	SSIOXDAT1
PA6	40	-	U2Rx	I2C6SCL	T3CCP0	-	USB0EPEN	-	-	-	-	SSIOXDAT2	-	EPI0S8
PA7	41	-	U2Tx	I2C6SDA	T3CCP1	-	USB0PFLT	-	-	-	USB0EPEN	SSI0XDAT3	-	EPI0S9
PB0	95	USBOID	U1Rx	I2C5SCL	T4CCP0	-	-	-	CAN1Rx	=	-	-	-	-
PB1	96	USB0VBUS	U1Tx	I2C5SDA	T4CCP1	-	-	-	CAN1Tx	-	-	-	-	-
PB2	91	-	-	I2COSCL	T5CCP0	-	-	-	-	-	-	-	USB0STP	EPIOS27
PB3	92	-	-	I2COSDA	T5CCP1	-	-	-	-	-	-	-	USB0CLK	EPIOS28
PB4	121	AIN10	UOCTS	I2C5SCL	-	-	-	=	-	-	-	-	-	SSI1Fss
PB5	120	AIN11	UORTS	I2C5SDA	=	=	=	=	-	=	-	-	=	SSI1Clk
PC0	100	-	TCK SWCLK	-	-	-	-	-	-	-	-	-	-	-
PC1	99	-	TMS SWDIO	-	-	-	-	-	-	-	-	-	-	-
PC2	98	-	TDI	-	-	-	-	-	-	-	-	-	-	-
PC3	97	-	TDO SWO	-	-	-	-	-	-	-	-	-	-	-
PC4	25	C1-	U7Rx	-	-	-	-	-	-	-	-	-	-	EPI0S7
PC5	24	C1+	U7Tx	-	-	-	-	-	RTCCLK	-	-	-	-	EPI0S6
PC6	23	C0+	U5Rx	-	-	-	-	-	-	-	-	-	-	EPI0S5
PC7	22	C0-	U5Tx	-	-	-	-	-	-	-	-	-	-	EPI0S4
PD0	1	AIN15	-	I2C7SCL	TOCCP0	-	C00	-	-	-	-	-	-	SSI2XDAT1
PD1	2	AIN14	-	I2C7SDA	TOCCP1	-	C10	-	-	-	-	-	-	SSI2XDAT0
PD2	3	AIN13	-	I2C8SCL	T1CCP0	-	C20	-	-	-	-	-	-	SSI2Fss
PD3	4	AIN12	-	I2C8SDA	T1CCP1	-	-	-	-	-	-	-	-	SSI2C1k
PD4	125	AIN7	U2Rx	-	T3CCP0	-	-	-	-	-	-	-	-	SSI1XDAT2
PD5	126	AIN6	U2Tx	-	T3CCP1	-	-	-	-	-	-	-	-	SSI1XDAT3
PD6	127	AIN5	U2RTS	-	T4CCP0	-	USBOEPEN	-	-	-	-	-	-	SSI2XDAT3
PD7	128	AIN4	U2CTS	-	T4CCP1	-	USB0PFLT	-	-	NMI	-	-	-	SSI2XDAT2
PE0	15	AIN3	U1RTS	-	-	-	-	-	-	-	-	-	-	-
PE1	14	AIN2	U1DSR	-	-	-	-	-	-	-	-	-	-	-
PE2	13	AIN1	U1DCD	-	-	-	-	-	-	-	-	-	-	-
PE3	12	AIN0	U1DTR	-	-	-	-	-	-	-	-	-	-	-
PE4	123	AIN9	UlRI	-	-	-	-	-	-	-	-	-	-	SSIIXDATO

PES 124 AI PF0 42 PF1 43 PF2 44 PF3 45 PF4 46 PG0 49 PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AI PK1 19 AI PK1 19 AI PK2 20 AI PK3 21 AI PK4 63 PK5 62 PK6 61	or pecial nctiona INS	1	2 - - - - 12C1SCL 12C1SDA - - -			5 ENOLEDO ENOLED2 - ENOLED1 ENOPPS	MOPWMO MOPWM1 MOPWM3 MOPWM3 MOPWM4 MOPWM5 -	- - - - - -				SSI3XDAT1 SSI3XDAT0 SSI3FSS SSI3Clk SSI3XDAT2	SSINDATI TRD2 TRD1 TRD0 TRCLK TRD3 EPI0S11 EPI0S10 EPI0S0
PF0 42 PF1 43 PF2 44 PF3 45 PF4 46 PG0 49 PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIR PK1 19 AIR PK2 20 AIR PK4 63 PK5 62 PK6 61		UORTS UOCTS UODCD UODSR U3RX U3TX		- - - - - -	- - - - - - -	ENOLEDO ENOLEDO ENOLEDO ENOLEDO ENOPPS	MOPWMO MOPWM1 MOPWM3 MOPWM3 MOPWM4 MOPWM4 -	- - - -		- - - - -	- - - - -	SSI3XDAT1 SSI3XDAT0 SSI3Fss SSI3Clk SSI3XDAT2	TRD2 TRD1 TRD0 TRCLK TRD3 EPI0S11 EPI0S10
PF1 43 PF2 44 PF3 45 PF4 46 PG0 49 PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIN PK1 19 AIN PK2 20 AIN PK3 21 AIN PK4 63 PK5 62 PK6 61		UORTS UOCTS UODCD UODSR U3RX U3TX		- - - - - -	- - - - - -	ENOLED2 - ENOLED1 ENOPPS	MO PWM1 MO PWM2 MO PWM3 MOFALISTO MO PWM4 MO PWM5 -	- - - -	- - - -	- - - -	- - - -	SSI3XDATO SSI3Fss SSI3Clk SSI3XDAT2	TRD1 TRD0 TRCLK TRD3 EPI0S11 EPI0S10
PF2 44 PF3 45 PF4 46 PG0 49 PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIR PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61		- UORTS UOCTS UODCD UODSR U3RX U3TX		- - - - -	- - - - - -	ENOLED1 ENOPPS	MO PWM2 MO PWM3 MOFALITO MO PWM4 MO PWM5 -	- - -	- - -	- - - -	- - - -	SSI3FSS SSI3Clk SSI3XDAT2	TRD0 TRCLK TRD3 EPI0S11 EPI0S10
PF3 45 PF4 46 PG0 49 PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIN PK1 19 AIN PK2 20 AIN PK3 21 AIN PK4 63 PK5 62 PK6 61		- UORTS UOCTS UODCD UODSR U3RX U3TX	- I2C1SCL I2C1SDA	- - - - -	- - - - -	ENOLED1 ENOPPS	MO PWM3 MOFALTITO MO PWM4 MO PWM5 -	- - -	- - -	- - -	- - -	SSI3Clk SSI3XIAT2	TRCLK TRD3 EPI0S11 EPI0S10
PF4 46 PG0 49 PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIR PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61		- UORTS UOCTS UODCD UODSR U3RX U3TX	- I2C1SCL I2C1SDA	- - - -	- - - -	ENOLED1 ENOPPS	MOFALILITO MO PWM4 MO PWM5	-	-		- - -	SSI3XDAT2	TRD3 EPI0S11 EPI0S10
PGO 49 PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIN PK1 19 AIN PK2 20 AIN PK3 21 AIN PK4 63 PK5 62 PK6 61		- UORTS UOCTS UODCD UODSR U3RX U3TX	I2C1SCL I2C1SDA		- - -	ENOPPS - -	MOPWM4 MOPWM5	-	-	-	-	-	EPIOS11 EPIOS10
PG1 50 PH0 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIR PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61		- UORTS UOCTS UODCD UODSR U3RX U3TX	12C1SDA		- - -	-	MOPWM5	-	-	-	-	-	EPIOS10
PHO 29 PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIN PK1 19 AIN PK2 20 AIN PK3 21 AIN PK4 63 PK5 62 PK6 61	IN16	UORTS UOCTS UODCD UODSR U3RX U3TX			-	-	-					_	
PH1 30 PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIR PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61	- - - - - IN16	UOCTS UODCD UODSR U3RX U3TX		-	-	-		-	-	-	-	-	EPIOSO
PH2 31 PH3 32 PJ0 116 PJ1 117 PK0 18 AIN PK1 19 AIN PK2 20 AIN PK3 21 AIN PK4 63 PK5 62 PK6 61	- - - - IN16	U0DCD U0DSR U3RX U3TX	-	-	-		-						
PH3 32 PJ0 116 PJ1 117 PK0 18 AIR PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61	- - - IN16	U0DSR U3RX U3TX	-	-				-	-	-	-	-	EPI0S1
PJO 116 PJ1 117 PKO 18 AIN PK1 19 AIN PK2 20 AIN PK3 21 AIN PK4 63 PK5 62 PK6 61	- IN16	U3RX U3TX	-			-	-	-	-	-	-	-	EPI0S2
PJ1 117 PK0 18 AIR PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61	- IN16 IN17	U3Tx		_	-	-	-	-	-	-	-	-	EPI0S3
PK0 18 AIR PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61	IN16 IN17		-	I	-	ENOPPS	-	-	-	-	-	-	-
PK1 19 AIR PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61	IN17	U4Rx		-	-	-	-	-	-	-	-	-	-
PK2 20 AIR PK3 21 AIR PK4 63 PK5 62 PK6 61	-		-	-	-	-	-	-	-	-	-	-	EPI0S0
PK3 21 AIN PK4 63 PK5 62 PK6 61	IN18	U4Tx	-	-	-	-	-	-	-	-	-	-	EPI0S1
PK4 63		U4RTS	-	-	-	-	-	-	-	-	-	-	EPI0S2
PK5 62	IN19	U4CTS	-	-	-	-	-	-	-	-	-	-	EPI0S3
РК6 61	-	-	I2C3SCL	-	-	ENOLEDO	морим6	-	-	-	-	-	EPI0S32
	-	-	I2C3SDA	-	-	ENOLED2	морим7	-	-	-	-	-	EPI0S31
PK7 60 -	-	-	I2C4SCL	-	-	ENOLED1	MOFAULTI	-	-	-	-	-	EPI0S25
	-	UORI	I2C4SDA	-	-	RTCCLK	MOFAULT2	-	-	-	-	-	EPI0S24
PLO 81 -	-	-	I2C2SDA	-	-	-	MOFAULTS	-	-	-	-	USB0D0	EPIOS16
PL1 82 -	-	-	I2C2SCL	-	-	-	PhA0	-	-	-	-	USB0D1	EPIOS17
PL2 83 -	-	-	-	-	-	COO	PhB0	-	-	-	-	USB0D2	EPIOS18
рьз 84	-	-	-	-	-	C10	IDXO	-	-	-	-	USB0D3	EPI0S19
PL4 85	-	-	-	TOCCPO	-	-	-	-	-	-	-	USB0D4	EPI0S26
PL5 86 -	-	-	-	TOCCP1	-	-	-	-	-	-	-	USB0D5	EPI0S33
PL6 94 USB	BODP	-	-	T1CCP0	-	-	-	-	-	-	-	-	-
PL7 93 USB	BODM	-	-	T1CCP1	-	-	-	-	-	-	-	-	-
рмо 78	-	-	-	T2CCP0	-	-	-	-	-	-	-	-	EPIOS15
PM1 77 -	-	-	-	T2CCP1	-	-	-	-	-	-	-	-	EPI0S14
PM2 76 ·	-	-	-	T3CCP0	-	-	-	-	-	-	-	-	EPIOS13
рмз 75	-	-	-	T3CCP1	-	-	-	-	-	-	-	-	EPIOS12
PM4 74 TMI	MPR3	UOCTS	-	T4CCP0	-	-	-	-	-	-	-	-	-
рм5 73 тмя	MPR2	UODCD	-	T4CCP1	-	-	-	-	_	-	-	-	-
	MPR1	UODSR	-	T5CCP0	-	-	-	-	-	-	-	-	-
	- 1	UORI	_	T5CCP1	_	_	-	-	_	_	_	-	-
PNO 107	MPRO	Ulrts	_	-	_	_	_	-	_	_	_	-	_

		Analog)igital Fu	nction (G	PIOPCTI	L PMCx B	it Field E	ncoding)	Ь		
10	Pin	or Special Function ^a	1	2	3	4	5	6	7	8	11	13	14	15
PN1	108	-	Ulcts	-	-	-	-	-	-	-	-	-	-	-
PN2	109	-	U1DCD	U2RTS	-	-	-	-	-	-	-	-	-	EPI0S29
DN3	110	-	U1DSR	U2CTS	-	-	-	-	-	-	-	-	-	EDIOS30
PN4	111	-	U1DTR	U3RTS	I2C2SDA	-	-	-	-	-	-	-	-	EPI0S34
PN5	112	-	UlRI	U3CTS	I2C2SCL	-	-	-	-	-	-	-	-	EPI0S35
PP0	118	C2+	U6Rx	-	-	-	-	-	-	-	-	-	-	SSI3XDAT2
PP1	119	C2-	U6Tx	-	-	-	-	-	-	-	-	-	-	SSI3XDAT3
PP2	103	-	UODTR	-	-	-	-	-	-	-	-	-	USBONXT	EPI0S29
PP3	104	-	Ulcts	UODCD	-	-	-	-	RTCCLK	-	-	-	USB0DIR	EPIOS30
PP4	105	-	U3RTS	UODSR	-	-	-	-	-	-	-	-	USB0D7	-
PP5	106	-	U3CTS	I2C2SCL	-	-	-	-	-	-	-	-	USB0D6	-
PQ0	5	-	-	-	-	-	-	-	-	-	-	-	SSI3Clk	EPI0S20
PQ1	6	-	-	-	-	-	-	-	-	-	-	-	SSI3Fss	EPI0S21
PQ2	11	-	-	-	-	-	-	-	-	-	-	-	SSI3XDATO	EPI0S22
PQ3	27	-	-	-	-	-	-	-	-	-	-	-	SSI3XDAT1	EPI0S23
PQ4	102	-	U1Rx	-	-	-	-	-	DIVSCLK	-	-	-	-	-

a. The TMPRn signals are digital signals enabled and configured by the Hibernation module. All other signals listed in this column are analog signals.

Las siguientes terminales están protegidas y la modificación de su configuración sólo se realiza desbloqueando la seguridad de los registros LOCK y COMMIT del puerto en cuestión. Se recomienda no emplearlos (especialmente los correspondientes a la interfaz JTAG) a menos que sea muy necesario y siguiendo todas las recomendaciones del fabricante.

Table 10-8. GPIO Pins With Special Considerations

GPIO Pins	Default Reset State	GPIOAFSEL	GPIODEN	GPIOPDR	GPIOPUR	GPIOPCTL	GPIOCR
PC[3:0]	JTAG/SWD	1	1	0	1	0x1	0
PD[7]	GPIO ^a	0	0	0	0	0x0	0
PE[7]	GPIO ^a	0	0	0	0	0x0	0

a. This pin is configured as a GPIO by default but is locked and can only be reprogrammed by unlocking the pin in the GPIOLOCK register and uncommitting it by setting the GPIOCR register.

b. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin. Encodings 9, 10, and 12 are not used on this device.

Register 22: GPIO Port Control (GPIOPCTL), offset 0x52C

The GPIOPCTL register is used in conjunction with the GPIOAFSEL register and selects the specific peripheral signal for each GPIO pin when using the alternate function mode. Most bits in the GPIOAFSEL register are cleared on reset, therefore most GPIO pins are configured as GPIOs by default. When a bit is set in the GPIOAFSEL register, the corresponding GPIO signal is controlled by an associated peripheral. The GPIOPCTL register selects one out of a set of peripheral functions for each GPIO, providing additional flexibility in signal definition. For information on the defined encodings for the bit fields in this register, refer to Table 26-5 on page 1817. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in the table below.

Note: If a particular input signal to a peripheral is assigned to two different GPIO port pins, the signal is assigned to the port with the lowest letter and the assignment to the higher letter port is ignored. If a particular output signal from a peripheral is assigned to two different GPIO port pins, the signal will output to both pins. Assigning an output signal from a peripheral to two different GPIO pins is not recommended.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	PMC7				PMC6				PMC5				PMC4				
Type Reset	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ı	PMC3			PMC2				PMC1			PMCO					
Type Reset	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	RW -	
Bit/Field		Name		Ту	Type Reset [Des	cription									
31:28			PMC7			RW -			Port Mux Control 7 This field controls the configuration for GPIO pin 7.								
27:24			PMC6			RW -		Port	Port Mux Control 6 This field controls the configuration for GPIO pin 6.								
23:20			PMC5		RW		-		Port Mux Control 5 This field controls the configuration for GPIO pin 5.								
19:16			PMC4		RW		-		Port Mux Control 4 This field controls the configuration for GPIO pin 4.								
15:12			PMC3		RW -		-		Port Mux Control 3 This field controls the configuration for GPIO pin 3.								
11:8			PMC2		RW		-		Port Mux Control 2 This field controls the configuration for GPIO pin 2.			oin 2.					
	7:4		PMC1			RW			Mux Co		configu	ıration fo	r GPIO p	oin 1.			
	3:0		PMG	00	R	W	-		Mux Co		configu	ıration fo	r GPIO p	oin O.			