
VE370 Lab 4 Report

Group 4 Wenqi Cao, Jingye Lin, Lan Wang

Modeling and Implementation

We modified the graph of pipelined processor in the lecture slide and changed the design of ALU control and ALU to support the instructions listed in the manuel. The new design is shown below:



The new design of the coding in ALU control is shown in the following table:

instruction type	ALU op (input)	{instr[30],instr[14:12]} (input)	ALU sel (output)	
R-type (add)	10	4'b0000	4'b0010	
R-type (others)	10	{instr[30],instr[14:12]}	{instr[30],instr[14:12]}	
l-type (addi)	11	4'bX000	4'b0010	
l-type (others; exclude load)	11	{instr[30],instr[14:12]}	[{1'b0,instr[14:12]}]	
B-type (bge)	01	4'bX101	4'b1110	
B-type (others)	01	{instr[30],instr[14:12]}	[{1'b1,instr[14:12]}]	
load and jump	00	{instr[30],instr[14:12]}	4'b0010	

The new design of ALU sel and the corresponding ALU operation is shown in the following table:


Operation	or	and	sll	srl	sra
ALU sel	4'b0110	4'b0111	4'b0001	4'b0101	4'b1101
ALU output	data1 data2	data1&data2	data1< <data2< td=""><td>data1>>data2 (use 0)</td><td>data1>>data2 (use sign bit)</td></data2<>	data1>>data2 (use 0)	data1>>data2 (use sign bit)
zero	1'b0	1'b0	1'b0	1'b0	1'b0

Operation	add	sub	sub_neq	sub_blt	sub_bge
ALU sel	4'b0010	4'b1000	4'b1001	4'b1100	4'b1110
ALU output	data1+data2	data1-data2	data1-data2	data1-data2	data1-data2
zero	1'b1	(output==0)? 1'b0:1'b1	(output==0)? 1'b0:1'b1	(output<0)? (~sel[1]): (sel[1])	(output<0)? (~sel[1]): (sel[1])

Simulation Result


addi t0 x0 0x193

get t0=0x193 and write back to register file



add t1 t0 t0


get t1=t0+t0 and write back to register file



beq t2 t0 right_branch_3

t2=t0 so this instruction should branch.

jump from instruction 0x00538865 to 0x01d34c63




jal x1 memory_test # ra=0x000000bc

jump from instruction 0x018000ef to 0x00512023




lw t4 0(sp)

load content of x29 to x2



sw t0 0(sp)

store content of x2 to x5



RTL Design

