

1. (5 points) Following memory location has address 0x0F000000 and content 0x15C78933.

	0	1	2	3
0x0F000000	33	89	C7	15

Write RISC-V assembly instructions to load the byte C7 as a signed number into register x20, then show the content of x20 after the operations.

```

1 .data:
2 a: .word 0x15c78933
3
4 .text:
5 main:
6   lw x5 a
7   lui x6 0x0f000
8   sw x5 0(x6)
9   lb x20 2(x6)

```

x20	s4	0xffffffffc7
-----	----	--------------

2. (10 points) The RISC-V assembly program below computes the factorial of a given input n ($n!$). The integer input is passed through register x12, and the result is returned in register x10. In the assembly code below, there are a few errors. Correct the errors.

```

FACT: addi sp, sp, 8
      sw x1, 4(sp)
      sw x12, 0(sp)
      add x18, x0, x12
      addi x5, x0, 2
      bge x12, x5, L1
      mul x10, x18, x10
      addi sp, sp, -8
      jalr x0, 0(x1)
L1:   addi x12, x12, -1
      jal x1, FACT
      addi x10, x0, 1
      lw x12, 4(sp)
      lw x1, 0(sp)
      addi sp, sp, -8
      jalr x0, 0(x1)

```

```

10 FACT:
11   addi sp, sp, 8
12   sw x1, 4(sp)
13   sw x12, 0(sp)
14   addi x5, x0, 2
15   bge x12, x5, L1
16   addi x10, x0, 1
17   addi sp, sp, -8
18   jalr x0, x1(0)
19
20 L1:
21   add x18, x0, x12
22   addi x12, x12, -1
23   jal x1, FACT
24   mul x10, x18, x10
25   lw x12, 0(sp)
26   addi x18 x12 1
27   lw x1, 4(sp)
28   addi sp, sp, -8
29   jalr x0, x1(0)

```

3. (10 points) Consider a proposed new instruction named `rpt`. This instruction combines a loop's condition check and counter decrement into a single instruction. For example,

`rpt x29, loop`

would do the following:

```
if (x29 > 0) {
    x29=x29-1;
    goto loop;
}
```

- 1) (5 points) If this instruction were to be added to the RISC-V instruction set, what is the most appropriate instruction format?
- 2) (5 points) What is the shortest sequence of RISC-V instructions that performs the same operation?

1) B-type

2) Loop: `ble x29 x0 EXIT`
`addi x29 x29 -1`
`bgt x29 x0 LOOP`

EXIT : ...

4. (7 points) Given a 32-bit RISC-V machine instruction:

1111 1111 0110 1010 0001 1010 1110 0011

- 1) (6 points) What does the assembly instruction do?

- 2) (1 point) What type of instruction is it?

1) opcode: 1100011 funct3: 001 \Rightarrow bne

immediate = $(11111111010)_2 = -6 \Rightarrow$ target PC = current PC - 12

$rs1 = (10100)_2 = 20 \Rightarrow x20$

$rs2 = (10110)_2 = 22 \Rightarrow x22$

\Rightarrow if $x20 \neq x22$, go to (current PC - 12)

2) B-type

5. (6 points) Given RISC-V assembly instruction:

`lw x21, -32(sp)`

1) (5 points) What is the corresponding binary representation?

2) (1 point) What type of instruction is it?

1) immediate = $(-32)_{10} = 11111100000$

$rs1 = sp = x_2 \Rightarrow 00010$

$rd = x_{21} \Rightarrow 10101$

$funct3 : 010$

$opcode : 0000011$

$\Rightarrow 11111100000000100101010000011$

2) I-type

6. (12 points) If the RISC-V processor is modified to have 128 registers rather than 32 registers:

1) (4 points) show the bit fields of an R-type format instruction assuming opcode and func fields are not changed.

2) (4 points) What would happen to the I-type instruction if we want to keep the total number of bits for an instruction unchanged?

3) (4 points) What is the impact on the range of addresses for a `bneq` instruction? Assume all instructions remain 32 bits long and the size of opcode and func fields don't change.

1) $funct7 \quad rs2 \quad rs1 \quad funct3 \quad rd \quad opcode$
 7bits 7bits 7bits 3bits 7bits 7bits

2) Only 8 bits are remained for immediate value



3) Before: [current PC - 4096, current PC + 4096]

Now: [current PC - 256, current PC + 256]

7. (15 points) Convert the following assembly code fragment into machine code, assuming the memory location of the first instruction (LOOP) is 0x1000F400



<i>0x1000f400</i> LOOP:	blt x0, x5, ELSE jal x0, DONE	0000 000 00 0 00 0000 0 00 000 0 00 0000 0 00 0110 0011
<i>0x1000f408</i> ELSE:	addi x5, x5, -1 addi x25, x25, 2 jal x0, LOOP	0000 0000 1000 0000 0000 0000 0 110 1111 1001 000 001 0011
<i>0x1000f414</i> DONE:	...	1111 1111 1001 1111 1111 0000 0 110 1111

8. (15 points) Model the Register File component shown below in Verilog HDL. Show source code and screen shots of simulation results.



```
23 module regFile(readReg1, readReg2, writeReg, writeData, regWrite, readData1, readData2, clk);
24     input [4:0] readReg1, readReg2, writeReg;
25     input [31:0] writeData;
26     input regWrite, clk;
27     output [31:0] readData1, readData2;
28
29     reg [31:0] readData1, readData2;
30     reg [31:0] regs [31:0];
31
32 always @ (posedge clk) begin
33     readData1 = 32'bzz;
34     readData2 = 32'bzz;
35     if (regWrite) regs[writeReg] = writeData;
36     else begin
37         readData1 = regs[readReg1];
38         readData2 = regs[readReg2];
39     end
40 end
41 endmodule
```

9. (20 points) Model the following Immediate Generator component in Verilog HDL. Show source code, and simulation results of one instruction for each type involving immediate numbers.



```

23 ⊕ module immGen(instr,imm,clk);
24     input [31:0] instr;
25     input clk;
26     output [31:0] imm;
27
28     reg [31:0] imm;
29     reg [19:0] tmp;
30     integer j;
31
32 ⊕ always @ (*)
33     if (instr[6:0] == 7'b0010111 || instr[6:0] == 7'b0110111) // U
34     begin
35         for(j=0;j<20;j=j+1)
36             imm[j]=instr[j+12];
37         for(j=20;j<32;j=j+1)
38             imm[j]=0;
39     end
40     else if (instr[6:0] == 7'b1101111) // J
41     begin
42         imm[19]=instr[31];
43         imm[9:0]=instr[30:21];
44         imm[10]=instr[20];
45         imm[18:11]=instr[19:12];
46         for(j=20;j<32;j=j+1)
47             imm[j]=imm[19];
48     end
49     else if (instr[6:4] == 3'b000 || instr[6:4] == 3'b001 || instr[6:4] == 3'b111 || instr[6:0] == 7'b1100111) // I
50     begin
51         imm[11:0]=instr[31:20];
52         for(j=12;j<32;j=j+1)
53             imm[j]=imm[11];
54     end
55     else if (instr[6:4] == 3'b010) // S
56     begin
57         imm[11:5]=instr[31:25];
58         imm[4:0]=instr[11:7];
59         for(j=12;j<32;j=j+1)
60             imm[j]=imm[11];
61     end
62     else if (instr[6:4] == 3'b110) // B
63     begin
64         imm[11]=instr[31];
65         imm[9:4]=instr[30:25];
66         imm[3:0]=instr[11:8];
67         imm[10]=instr[7];
68         for(j=12;j<32;j=j+1)
69             imm[j]=imm[11];
70     end
71 endmodule
  
```