

# BOUNDARY LOGIC: The Design of Computation

Laws of Form 50th Anniversary Conference  
August 9, 2019

William Bricken

[william@iconicmath.com](mailto:wiliam@iconicmath.com)

---

# Style


---

- 15 years of exploration within several companies,  
*focussing on work with Dick Shoup*
  - trying to find the most challenging applications for LoF logic  
*optimization of 100,000 logic gate benchmark and industrial circuit designs*
  - applications to computational software and silicon hardware only;  
no philosophy, no pure mathematics, no infinite excursions
  - pure boundary logic and technique only, no hybrid systems
- 




The presentation is a broad overview  
that shows technical applications of LoF from  
software engineering  
logic optimization  
semiconductor design  
software/hardware co-design.

---



This presentation can be downloaded at [iconicmath.com](http://iconicmath.com)






# Contents



$$\begin{aligned} (A \ ( \ ) ) &= \\ ((A)) &= A \\ A \ \{A \ B\} &= A \ \{B\} \end{aligned}$$



$$\begin{aligned} ((\neg V_1 \ (\neg V_2)) \\ (V_3 \ ((V_4)(q))) \\ (V_5 \ (((V_3)(\neg V_1)) \ (V_5s \ (V_3 \ \neg V_1)))) \\ (=V_6 \ (((V_3 \ V_5s)((\neg V_3)(V_5s)))))) \\ (=V_2s \ (((=V_6 \ \neg V_1)((=V_6)(\neg V_1)))))) \end{aligned}$$



## Grounding


natural computing project  
fundamental concepts  
boundary logic research

$$(A \ B \ C \ D) \implies ((A \ B) \ ((C \ D)))$$

$$\begin{aligned} ((a)(a) \ b)) \ b \\ (a)(a) \ b) \ b \\ (a)( \ ) \ b \\ ( \ ) \ b \end{aligned}$$



## Applications

artificial intelligence programming  
semiconductor optimization  
circuit design generation  
reconfigurable hardware design  
innovative hardware design




$$((a \ b) \ ((\bar{a}) \ (\bar{b})))$$

$$(B) = (A \ ( \ )) \ (B \ (A \ ( \ ) \ (A \ ( \ ))))$$



$$\alpha, (\alpha \models \beta) \models \beta \implies ((\alpha) ((\alpha) \beta)) \beta$$



---

# Applications of LoF

---

## *Advanced Decisions Systems (1984-1988)*

- intelligent software editor and behavioral query language
  - parallel deduction engines
  - artificial intelligence inference and contradiction maintenance
- 

logic engines

## *Interval Research Corporation (1993-2000)*

- propositional and predicate logic deduction engines
  - combinational circuit synthesis and optimization
  - circuit design generation
  - form abstraction
  - hardware/software design integration
  - sequential circuit synthesis and optimization
- 

hardware/software  
co-design

## *Boundary Institute, Unary Computers, BTC (2001-2006)*

- circuit design generation, mapping and routing
- abstraction, partitioning and layout optimization
- novel reconfigurable hardware architectures
- iconic logic optimizing compiler

design automation  
and  
hardware integration

---

# Dedicated Funding

---

## *Interval Research Corporation*

- Paul Allen's silicon valley research company, 1993-2000
  - 50-80 researchers pursuing their own agendas
  - \$80 million/year budget
  - all research and development held in **trade secrecy**
- 

## *The Natural Computing Project led by Dick Shoup*

*If you could redesign silicon computation,  
without concern for backward compatibility, what would you build?*

- **Foundational math and theory** (15 person-years)
  - Language and interface (15 person-years)
  - Architecture and tools (15 person-years)
  - Applications and commercialization ( 5 person-years)
- 

LoF was *the central organizing principle* for

- design of new mathematical foundations for computation
- integration of interactive software tools
- development of visual specification languages
- construction of reconfigurable hardware architectures

---

# New Foundations

---

## *Goals*

- mathematics that directly supports formal verification
  - hierarchical algebraic design language
  - unification of hardware and software design
  - formal verification of benchmark and industrial semiconductor designs
- 

## *Logic engines*

*Bricken and James*

← *today*

- propositional and predicate calculus engines
  - distinction networks
  - hierarchical and functional abstraction
  - multilevel combinational and sequential circuit optimization
- 

## *Transition analysis*

*Shoup and Furtek*

- computation as signal propagation and change (vs objects and states)
  - sequential and behavioral verification
- 


## *Link theory*

*Etter and Shoup*

- a general theory of formal structure
- connectivity defines information and independence

# FUNDAMENTAL CONCEPTS

Peanuts



---

# Take Nothing Seriously

---

*Empty containers permit the semantic use of syntactic non-existence.*

( ) contains *nothing* on the inside.

*Void has no properties and supports no relations.*

---

*Void-equivalence*

(A ( )) =

- forms and patterns can be equated to *void*

*Void-substitution*

(B (A ( ))) = (B )

- substitution of *void* for a void-equivalent form returns nothing to non-existence

*Void-based pattern transformation*

(B) = (A ( )) (B (A ( )) (A ( )) )

- void-equivalent forms can be **deleted at will**
- void-equivalent forms can be **constructed anywhere** throughout a form

~~~ The Principle of Void-Equivalence ~~~

*Void-equivalent forms are syntactically irrelevant and semantically inert.*

*but they can still be used to catalyze change*

# Void-based Reasoning

*Garfield*



## Structure

- all forms are **containers**
- boundaries distinguish their contents
- contents are inherently **independent**
- logic boundaries are **semipermeable**
- many **multidimensional** options for representation

*single concept system\**  
*contains serves as*  
*a ground*  
*an object*  
*a unary operator*  
*a binary relation*  
*a data structure*  
*a transformation pattern*

*replication provides diversity*

## Computational technique

- **pattern-directed** structural transformation
- **deletion** of irrelevant structure rather than collection of facts
- **depth insensitive** operations across boundaries
- **non-intrusive**, query-based identification of valid deletions
- **proof** is reduction of form to *void*

*replication is the source of complexity*


---

# Boundary Permeability

---


Impermeable boundaries do not permit forms to cross.

- a model for **numerics**




Semipermeable boundaries permit crossing in one direction only.

- a model for **logic**



Fully permeable boundaries do not distinguish their contents.


- a model for **imaginary forms**



---

Logic boundaries are *transparent to their context*.


Forms on the outside are arbitrarily present in every interior space.



**Pervasion**

$$A \{A \ B\} = A \ \{B\}$$

*curly braces denote any intervening structure*



---

By convention, the **semantic viewpoint** is on the outside.\*

(We are outside of the space of representation.)

Crossing without permission changes intent.

---

\* W. Bricken (1994) Inclusive Symbolic Environments, in K. Duncan & K. Krueger (eds) *Proceedings of the 13th World Computer Congress*, v3, Elsevier Science, p.163-170.

---

# Parallel and Sequential Partitioning

---

Forms in the same container are **independent**.  
They **do not interact** and can be processed in parallel.



Parallel partitions are structured by **containment width**.

---


Forms nested within other forms are **structurally dependent** and require sequential processing.



Sequential partitions are structured by **containment depth**.

---

# Syntactic Variety



W. Bricken (2006) Syntactic Variety in Boundary Logic, in D. Barker-Plummer *et al* (eds) *Diagrams 2006* LNAI 4045, Springer-Verlag, p.73-87.

# BOUNDARY LOGIC ALGORITHMS and RESEARCH

1977–2007: Hawaii, Palo Alto, Sausalito, Seattle

- algebraic theory development
- LISP implementation
- rigorous applications
- pragmatic applications
- application generalization
- visual and experiential languages

---

# Algebraic Pattern-Equations

---

## Axioms

Spencer-Brown:

$$(A ( )) =$$

*halting condition*

### Occlusion

*void occlusion*

$$((A)) = A$$

*boundary deletion*

### Involution

*reflexion*

$$A \{A B\} = A \{B\}$$

*form deletion*

### Pervasion

*extended generation*

Curly braces refer to *any* deeper intervening structure.

Each pattern proceeds from left to right by **deletion of structure**.

There is **no analogy** in conventional mathematical technique.

---

## Useful Theorems

*to manage structural tangles*

$$(A) \{B (A N)\} = (A) \{B\}$$

### Subsumption

$$((A B)(A C)) = A ((B)(C))$$

### Distribution

*transposition*

$$((A (B))(C (A))) = (A B) ((A)(C))$$

### Pivot

---

# Boolean and Boundary Logic

---

| DUAL<br>BOOLEAN   | BOOLEAN      | BOUNDARY      |
|-------------------|--------------|---------------|
| TRUE              | FALSE        |               |
| FALSE             | TRUE         | ( )           |
| NOT a             | NOT a        | (a)           |
| a AND b           | a OR b       | a b           |
| NOT (a AND b)     | NOT (a OR b) | (a b)         |
| NOT (IF b THEN a) | IF a THEN b  | (a) b         |
| a OR b            | a AND b      | ((a)(b))      |
| a NOT EQUALS b    | a EQUALS b   | (a b)((a)(b)) |

---

*The boundary logic “constant”:*

( )

*object and operator  
are subsumed  
by pattern*

*The boundary logic “function”:*

(a)

*The boundary logic “relation”:*

(a)<sub>b</sub>

---

# One-to-Many Mapping

---

One boundary form represents *many* different conventional logic expressions.

A *one-to-many mapping* is necessary for one system to be *simpler*.

The particular logical interpretation of a given boundary form is a *free choice*.

---

( )

1  
NOT 0  
1 OR 0  
0 OR 1 OR 0  
0 NOR 0  
(NOT 0) OR 0  
NOT (0 OR 0)  
NOT (0 OR 0) OR (0 OR 0)  
...

((a)(b))

a AND b  
b AND a  
NOT (NOT a OR NOT b)  
NOT a NOR NOT b  
NOT (a NAND b)  
(a AND b) OR 0  
NOT (a NAND (0 OR b)) OR 0  
NOT (b NOR 0) OR NOT a OR 0  
...

---

*void*

0 = 0 OR 0 = 0 OR 0 OR 0 = ...

---

# Table of Non-Correspondence

---

LoF is not Boolean.

|                         | BOOLEAN      | BOUNDARY   | DIFFERENCE              |
|-------------------------|--------------|------------|-------------------------|
| <b>symbols</b>          | strings      | icons      | linear vs spatial       |
| <b>constants</b>        | {0,1}        | { ( ) }    | two vs one              |
| <b>duality</b>          | objects      | spaces     | existence               |
| <b>mapping</b>          | functional   | structural | values vs patterns      |
| <b>unary operator</b>   | NOT          | none       | existence               |
| <b>binary operator</b>  | AND, OR      | contains   | two vs one              |
| <b>arity</b>            | specific     | varyary    | countable vs not        |
| <b>commutativity</b>    | linear       | none       | existence               |
| <b>associativity</b>    | binary       | nesting    | non-associative         |
| <b>rearrangement</b>    | distribution | pervasion  | regroup vs construct    |
| <b>computation</b>      | rearrange    | delete     | void-equivalence        |
| <b>random valuation</b> | 50% TRUE     | ~64.7% ( ) | symmetric vs asymmetric |

---

# Proof of *Modus Ponens*

---

$$(a \text{ AND } (a \text{ IMPLIES } b)) \text{ IMPLIES } b$$
$$\alpha, (\alpha \models \beta) \models \beta \rightarrow ((\alpha ((\alpha \beta))) \beta)$$
*modus ponens*

*values*  
*expressions*  
*collections*

---

## Transcribe

$$(a \text{ AND } (a \text{ IMPLIES } b)) \text{ IMPLIES } b$$
$$(a \text{ AND } (a) b) \text{ IMPLIES } b$$
$$a \text{ IMPLIES } b \rightarrow (a) b$$
$$((a) ( (a) b )) \text{ IMPLIES } b$$
$$a \text{ AND } X \rightarrow ((a)(X))$$
$$((a) ( (a) b )) b$$
$$X \text{ IMPLIES } b \rightarrow (X) b$$

---

## Reduce

$$(((a)((a) b))) b$$

transcription

$$(a)((a) b) b$$

involution  $((A)) \Rightarrow A$

$$(a)( ) b$$

pervasion  $A (A B) \Rightarrow A (B)$

$$( )$$

dominion  $A ( ) \Rightarrow ( )$

---

## Interpret

TRUE

$$() \rightarrow \text{TRUE}$$

---

# Virtual Insertion Technique

---

*Outer forms **pervade** all inner spaces.*

Their *hypothetical presence as queries* can trigger structural deletions.

---

## Simple Subsumption

(a) (a b) =?= (a)

*virtual forms in red*

(a) (**a**) a b)

insert **(a)**

(a) ( ) a b)

extract **a**

(a)

occlusion

## Broad Subsumption

(a b c) (a (d (b (c e)))) =?= (a b c) (a (d (b)))

(a b c) (a (d (b (c e) **(a b c)**)))

insert **(a b c)**

(a b c) (a (d (b (c e) **( ) c**)))

extract **a b**

(a b c) (a (d (b **( ) c**)))

subsume **(c e)**

(a b c) (a (d (b **)))**)

discard **(c)**

*virtual!*

---

# Equivalence by Query

---

 $((a)(b)) (a (b (c))) =?= b (a c)$ *binate* $A = B \quad iff \quad A \ B = A \ B =$ *virtual extraction method* $((a)(b))(a (b (c)))$  $b (a c)$  $A \ B$  $((a)( ))(a ( (c)))$  $b (a c)$  $extract \ b$  $(a ( (c)))$  $b (a c)$  $occlusion$  $(a \quad c \ )$  $b (a c)$  $involution$  $b (a c)$  $extract \ (a c)$ *void* $discard \ b (a c)$  $b (a c)$  $((a)(b))(a (b (c)))$  $B \ A$  $b (a c)$  $((a)( ))(a ( (c)))$  $extract \ b$  $b (a c)$  $(a ( (c)))$  $occlusion$  $b (a c)$  $(a \quad c \ )$  $involution$  $b$  $(a \quad c \ )$  $extract \ (a c)$  $b$  $discard \ (a c)$  $((b) \quad \quad \quad )$  $involution$  $((b) \ ((a)(b))(a (b (c))))$  $insert \ A$  $((b) \ ((a) \quad )(a (b (c))))$  $extract \ (b)$  $((b) \ ((a) \quad )(a \quad ))$  $subsume \ (b (c))$  $((b) \ ( \quad )(a \quad ))$  $extract \ (a)$ *void* $occlusion$

# ARTIFICIAL INTELLIGENCE PROGRAMMING

1981–1988: Advanced Decision Systems & Stanford University

- propositional theorem prover
- intelligent program editor (semantic debugger for Ada)
- behavioral query language
- LoF-based programming language
- software optimization
- AI inference engine
- inference with contradictions
- asynchronous parallel computation (Intel Hypercube)

---

# LoF Deductive Engines

---

Pure boundary logic data structures and algorithms.

## *First-order Logic*

- predicate calculus with quantification
  - built-in theory of equality
  - skolemization, unification, demodulation
  - Boolean minimization and symmetry detection
  - selected domain theories
- 

*used for code optimization  
rather than theorem proving*

## *Configurable Computation*

- partial case analysis, partial function evaluation
  - generate counter-examples if possible
  - identify parallel and sequential components
  - parallel propositional logic implemented on a 16-core processor
- 

## *Inconsistency Maintenance*

- capture, isolate and use contradiction without degradation

---

# Executable Code

---

This **very efficient LISP code** implements *Occlusion* and *Involution* recursively to simplify and evaluate logic expressed as parens forms.


Readability is achieved by renaming common LISP functions.

---

```
(instructions-to apply-atomic-deletion-reduction
  (with-any (form)
    (take-these-steps
      ((if-its-an-atom form) form)
      ((if-theres-a-ground-mark-inside-the form) nothing)
      ((if-its-a-compound form)
        (simplify
          (the-result-of
            (the simplification-of-each-part-of-the) form)))
      ((if-its-an-atom (inside-of-the form)) form)
      ((if-theres-a-ground-mark-inside-the (inside-of-the form)) ground-mark)
      ((if-the-contents-are-compound form)
        (simplify
          (the-container-of
            (the-result-of
              (the simplification-of-each-part-of-the) (inside-of-the form))))))
    (otherwise (apply-atomic-deletion-reduction
      (to-whats-in-the-double-container-of-the form)))))))
```

---

# Asynchronous Parallel Deduction Engine (1987)




W. Bricken and E. Gullichsen (1989) An Introduction to Boundary Logic with the Losp Deductive Engine, *Future Computing Systems* 2(4), p.1-77.

# SEMICONDUCTOR OPTIMIZATION


1994–2000: Interval Research Corporation & Seattle University

- Boolean satisfiability, Boolean minimization
- predicate calculus deductive engine
- combinational and sequential circuit optimization (area and delay)
- mapping to reconfigurable hardware


# Circuit Structures in Boundary Logic




( $a$  ( $((b)(c))$ ))



(( $d$ )( $a$   $b$   $c$ ))




(( $b$   $c$   $d$ ) ( $(a)(b)(c)$ ))



sum = ( $\text{carry}$  ( $a$   $b$ ))  
carry = ( $(a)(b)$ )

# Distinction Networks

*A distinction network ( $\partial$ net) circuit propagates disconnects.*



4-bit Magnitude Comparator with enables

*fully expanded*

```
((eq 1) (gt 2) (lt 3))

((1 ((j) (a (b)) (b (a)) (c (d)) (d (c)) (e (f)) (f (e)) (g (h)) (h (g))) )
 (2 ((i ((j) ((g (h)) ((h (g)) ((e (f)) ((f (e)) ((c (d)) (a (b) (d (c)))))))))))
 (3 ((k ((j) ((h (g)) ((g (h)) ((f (e)) ((e (f)) ((d (c)) (b (a) (c (d))))))))))) ))
```

# Structure Sharing

*Multilevel circuits fanout from logic gates to share computational resources.*

Fanout is represented by the number of references to a particular dnet cell.

## Distinction network format

- Each row is a *cell*.
- A cell consists of a label and a boundary logic form.
- Letters are input labels.
- Numbers are cell labels.
- To expand a cell,  
*substitute a form for a label*.
- The circuit is *technology mapped* when the form in each cell matches a library form.

## Technology library

{ INV, NOR2, AND2, OR3, OR5 } fanout = 3




{(A),(A B),((A)(B)),((A B C)),((A B C D E))}

```
((eq 12) (gt 34) (lt 35))      -- output pins
( (1 ( a ) ) )
( (2 ( b ) ) )
( (3 ( c ) ) )
( (4 ( d ) ) )
( (5 ( e ) ) )      -- INVERTERS
( (6 ( f ) ) )
( (7 ( g ) ) )
( (8 ( h ) ) )
( (9 ( j ) ) )
( (10 (30) ) )
( (11 (33) ) )
( (12 (31) ) )
( (13 (32) ) )
( (14 (a 2) ) )
( (15 (b 1) ) )
( (16 (c 4) ) )
( (17 (d 3) ) )      -- NOR2 gates
( (18 (e 6) ) )
( (19 (f 5) ) )
( (20 (g 8) ) )
( (21 (h 7) ) )
( (22 (( j ) (20)) ) )
( (23 (( j ) (21)) ) )
( (24 ((11) (16)) ) )
( (25 ((11) (17)) ) )      -- AND2 gates
( (26 ((10) (18)) ) )
( (27 ((10) (19)) ) )
( (28 ((13) (14)) ) )
( (29 ((13) (15)) ) )
( (30 (( 9 20 21)) ) )
( (31 ((14 15 32)) ) )      -- OR3 gates
( (32 ((16 17 33)) ) )
( (33 ((18 19 30)) ) )
( (34 ((i 22 24 26 28)) ) )      -- OR5 gates
( (35 ((k 23 25 27 29)) ) )))
```

# Evaluation by Occlusion

*sufficient for  
evaluation*

Occlusion  $(A \text{ ( )}) =$



*disconnect a*

*circuit fragment  
is disconnected*


Inputs are either **deleted** (0) or **asserted** as a distinction (1).

Evaluation is **asynchronous** and **strongly parallel**.


# Distinction Network Optimization

sufficient for  
reduction


Occlusion  
 $(A \circ \circ) =$



Involution  
 $((A)) = A$








Pervasion  
 $A \{A \ B\} = A \ \{B\}$



Communication between nodes is *local with no global coordination*.

Transformation is *asynchronous* and *strongly parallel*.

# Path Deletion by Pervasion





*Example I*

$$\begin{array}{l} a \ ( \ a \ b \ ) \\ a \ ( \ \ \ b \ ) \end{array}$$

*Example II*

$$\begin{array}{l} ((a) \ ((a)(b))) \\ ((a) \ ( \ \ (b))) \\ ((a) \ \ \ \ b \ ) \end{array}$$

*Example III*

$$\begin{array}{l} ((a) \ { \ \dots \ ((a)(\dots)) \ }) \\ ((a) \ { \ \dots \ ( \ (\dots)) \ }) \\ ((a) \ { \ \dots \ \ \ \ \dots \ }) \end{array}$$


arbitrary  
logic block

Reducing *reconvergence* simplifies timing.

---

# Technical EDA Issues

---

## Circuit design industry (Electronic Design Automation)

- 400,000 engineers in US
  - \$400 billion/year industry
  - VLSI design: more than 1 million logic gates
  - computational circuits over 50 billion transistors
  - memory units over 1 trillion transistors
- 

## VLSI: Very Large Scale Integration of semiconductor chips

- delay minimization and global optimization
  - **verification** and equivalence testing
  - technology mapping to different libraries and architectures
  - symmetry detection and abstraction
  - **timing** and synchronization
  - **power** consumption
  - fault tolerance
  - **manufacturability** and yield
- 

## Resistance to change


- existing tools are excellent
- *disruptive technologies can cost more in retraining than they gain in performance*

# CIRCUIT DESIGN GENERATOR

1999–2002: Interval Research Corporation & BTC


- logic synthesis (area and delay)
- technology mapping
- design exploration, abstraction, partitioning

# Current Techniques (4-bit comparator)




*two-level logic (PLA)*

Pattern:  $A((B)(C)) \Rightarrow ((A\ B)(A\ C))$




*multilevel logic (ASIC)*



*multiplexor logic (MUX)*


Pattern:  $((A)\ B)\ (A\ C))$




*binary decision diagram (BDD)*

Pattern: occlusion paths


# Multilevel Structural Optimization



*EDA software generated design*




*remove redundancy*  
Pattern:  $A(A \cdot B) \Rightarrow A(B)$



*reduce reconvergence*


Pattern:  $((A \cdot B)(A \cdot C)) \Rightarrow A((B \cdot C))$



*reduce fanout*

*boundary logic optimized design*


# Technology Mapping



*specific library, fanin = 2, fanout = 3*

Library: { NOR2, OR2, NAND2, AND2, XOR2 }


Pattern:  $(A \ B \ C \ D) \Rightarrow ((A \ B) \ ((C \ D)))$



*reduced critical timing path, fanout = 4*

Library: { INV, NOR2, NOR3, NOR4, NOR9 }


Pattern:  $(A \ ((B)(C))) \Rightarrow (A \ B)(A \ C)$



*3 gate pipeline, fanin = 2*

Library: { INV, NOR2, OR2 }

Pattern:  $(A \ (B \ ((C \ (D \ (E \ (F))))))$



*4-input look-up tables*


Library: { 4LUT }

Pattern:  $(A \ (B \ ((C \ (D \ (E))))))$

# Design for Testability

## *Minimal structural variance*

- maximum fanin = 2
- maximum fanout = 3
- fast transistor chain
- no reconvergence
- *enables* bypass functional logic



## *Technology library*

{ INV, NOR2, OR2 } fanout = 3

{(A),(A B),((A B))}

```
((eq 36) (gt 20) (lt 21))
((1 ( a)      )
 (2 ( b)      )
 (3 ( c)      )
 (4 ( d)      )
 (5 ( e)      )
 (6 ( f)      )
 (7 ( g)      )
 (8 ( h)      )
 (9 ( j)      )
 (10 (12)     )
 (11 (13)     )
 (12 (a 2)    )
 (13 (b 1)    )
 (14 (c 4)    )
 (15 (d 3)    )
 (16 (e 6)    )
 (17 (f 5)    )
 (18 (g 8)    )
 (19 (h 7)    )
 (20 ((i 22)) )
 (21 ((k 23)) )
 (22 ( 9 32)  )
 (23 ( 9 34)  )
 (24 (10 15)  )
 (25 (11 14)  )
 (26 (14 24)  )
 (27 (15 25)  )
 (28 (16 31)  )
 (29 (16 27)  )
 (30 (17 29)  )
 (31 (17 26)  )
 (32 (18 35)  )
 (33 (18 30)  )
 (34 (19 33)  )
 (35 (19 28)  )
 (36 ( 9 45)  )
 (39 ((12 13)) )
 (40 ((14 15)) )
 (41 ((16 17)) )
 (42 ((18 19)) )
 (43 ((39 40)) )
 (44 ((41 42)) )
 (45 ((43 44)) )))
```

-- INVERTERS


-- NOR2 gates

-- OR2 gates


-- NOR2 gates

-- OR2 gates


# Behavioral Abstraction




*Minimized design*



*Functional abstraction*



*Sequential abstraction*



*Parallel abstraction*

# Vector Abstraction

```

(((oa =17))
  (!1 (@ 35) ) (35 (((18) (!1)) (36 (18 !1)))) ) (=66 (((=50 !1) ((=50) (!1)))) )
  (!2 (@ =66) ) (36 (((19) (!2)) (37 (19 !2)))) ) (=67 (((=51 !2) ((=51) (!2)))) )
  (!3 (@ =67) ) (37 (((20) (!3)) (38 (20 !3)))) ) (=68 (((=52 !3) ((=52) (!3)))) )
  (!4 (@ =68) ) (38 (((21) (!4)) (39 (21 !4)))) ) (=69 (((=53 !4) ((=53) (!4)))) )
  (!5 (@ =69) ) (39 (((22) (!5)) (40 (22 !5)))) ) (=70 (((=54 !5) ((=54) (!5)))) )
  (!6 (@ =70) ) (40 (((23) (!6)) (41 (23 !6)))) ) (=71 (((=55 !6) ((=55) (!6)))) )
  (!7 (@ =71) ) (41 (((24) (!7)) (42 (24 !7)))) ) (=72 (((=56 !7) ((=56) (!7)))) )
  (!8 (@ =72) ) (42 (((25) (!8)) (43 (25 !8)))) ) (=73 (((=57 !8) ((=57) (!8)))) )
  (!9 (@ =73) ) (43 (((26) (!9)) (44 (26 !9)))) ) (=74 (((=58 !9) ((=58) (!9)))) )
  (!10 (@ =74) ) (44 (((27) (!10)) (45 (27 !10)))) ) (=75 (((=59 !10) ((=59) (!10)))) )
  (!11 (@ =75) ) (45 (((28) (!11)) (46 (28 !11)))) ) (=76 (((=60 !11) ((=60) (!11)))) )
  (!12 (@ =76) ) (46 (((29) (!12)) (47 (29 !12)))) ) (=77 (((=61 !12) ((=61) (!12)))) )
  (!13 (@ =77) ) (47 (((30) (!13)) (48 (30 !13)))) ) (=78 (((=62 !13) ((=62) (!13)))) )
  (!14 (@ =78) ) (48 (((31) (!14)) (49 (31 !14)))) ) (=79 (((=63 !14) ((=63) (!14)))) )
  (!15 (@ =79) ) (49 (((32) (!15)) (82 (32 !15)))) ) (=80 (((=64 !15) ((=64) (!15)))) )
  (!16 (@ =80) ) (82 (((33) (!16)) ( ( (33 !16)))) ) (=17 (((=65 ) ((=65) ( ))))) )
  (!V1 (@ =V2) ) (v5 (((v3 (!V1)) (v5s (v3 !V1)))) ) (=V2s (((=V6 !V1) ((=V6) (!V1)))) )

(18 (( a) (q)) ) (=50 (((18 36) ((18) (36)))) )
(19 (( b) (q)) ) (=51 (((19 37) ((19) (37)))) )
(20 (( c) (q)) ) (=52 (((20 38) ((20) (38)))) )
(21 (( d) (q)) ) (=53 (((21 39) ((21) (39)))) )
(22 (( e) (q)) ) (=54 (((22 40) ((22) (40)))) )
(23 (( f) (q)) ) (=55 (((23 41) ((23) (41)))) )
(24 (( g) (q)) ) (=56 (((24 42) ((24) (42)))) )
(25 (( h) (q)) ) (=57 (((25 43) ((25) (43)))) )
(26 (( i) (q)) ) (=58 (((26 44) ((26) (44)))) )
(27 (( j) (q)) ) (=59 (((27 45) ((27) (45)))) )
(28 (( k) (q)) ) (=60 (((28 46) ((28) (46)))) )
(29 (( l) (q)) ) (=61 (((29 47) ((29) (47)))) )
(30 (( m) (q)) ) (=62 (((30 48) ((30) (48)))) )
(31 (( n) (q)) ) (=63 (((31 49) ((31) (49)))) )
(32 (( o) (q)) ) (=64 (((32 82) ((32) (82)))) )
(33 (( p) (q)) ) (=65 (((33 !16) ((33) (!16)))) )
(v3 ((v4) (q)) ) (=V6 (((v3 v5s) ((v3) (v5s)))) )

```

common  
patterns  
in red

8-bit sequential multiplier


*Vectorized form*

```

(!V1 (@ =V2)
(v3 ((v4) (q)))
(v5 (((v3 (!V1)) (v5s (v3 !V1)))) )
(=V6 (((v3 v5s) ((v3) (v5s)))) )
(=V2s (((=V6 !V1) ((=V6) (!V1)))) )

```

*Pseudo-circuit*



# RECONFIGURABLE HARDWARE DESIGN

2002–2004: Unary Computers & BTC

- dynamically reconfigurable hardware design
- design abstraction, partitioning, place&route

# Logic Block Architecture


*hierarchical pipelined multilevel logic*

Hundreds of conventional circuits expressed as dnets were *statistically analyzed for common patterns of distinctions*.

Cells are designed to cover dnet patterns.

Each **cell** can be *dynamically reconfigured* to the functionality of about 2.5 conventional logic gates.

Each **block** coordinates 80 cells as *a single unified timed logic element*.



2004 wire technology: 130  $\mu\text{m}$

2004 block area: 16,000  $\mu\text{m}^2$  (.016 mm<sup>2</sup>)

2004 gate density: 12,000 gates/mm<sup>2</sup>


2019 wire technology: 7  $\mu\text{m}$

2019 block area: 30  $\mu\text{m}^2$

2019 gate density: 6,000,000 gates/mm<sup>2</sup>

# Place and Route

## 5-bit adder



Optimization, layout and routing generated by applying  
simple boundary pattern transformations.

# Reconfigurable Chip Architecture

*2019 technology is 300 times smaller*

*Co-designed software specification and hardware layout using distinction patterns*

*Fine-grain control of logic/routing trade-offs*

*Synchronized timing eliminates timing analysis*

*2004 delay: 1.8 ns per block, any logic  
2.7 ns across chip, any location*


*Regular cell structure for ease of fabrication*

one block = 200 ASIC gates

one block-neighborhood = 3,200 ASIC gates



chip area:  $7 \times 7 \text{ mm} = 49 \text{ mm}^2$



2004 chip:

32 block-neighborhoods provide 100,000 logic gates

2019 chip:

10,000 neighborhoods provide 30,000,000 logic gates

# INNOVATIVE HARDWARE DESIGN

(alternative dnet architectures)

1997-2005: Interval Research Corporation & Unary Computers


exotic architectures

- bit-stream circuit simulator
- boundary logic RISC instruction set
- inverting bar architecture
- reconfigurable occlusion array
- reconfigurable computation mesh

# Reconfigurable Occlusion Array

4-bit magnitude comparator

*like a Pachinko machine*




*Dnets are implemented as a spatial array of distinctions.*

*Wiring is virtual.* Connectivity is a threaded array of disconnection locations.

*Change is virtual.* Disconnection is recorded by marking a memory cell.

*Timing is virtual.* Terminates when all output distinctions are marked.


# Reconfigurable Computational Mesh



Use memory architecture for computation.

*The spatial configuration of memory bits is the circuit.*

*New circuits are built as quickly as memory WRITE  
and run as fast as memory READ.*



DRAM crosspoint

- standard memory cell
- **WRITE** to configure circuit
- **READ** to run circuit

optimized 4-bit comparator

---

# Conclusion

---

We have been developing the **theory and application** of boundary mathematics for two decades.

The extent to which boundary techniques differ from well known forms of mathematics is both a major political **challenge** and a significant technical **advantage**.

---


This presentation has emphasized **boundary logic**. There are equally interesting developments in imaginary and re-entrant boundary forms and in boundary numerics.

---


# THANK YOU!

[william@iconicmath.com](mailto:william@iconicmath.com)


*recent work:* ICONIC ARITHMETIC



NEW 2018



NEW 2019



COMING 2020