


Part D

CHAPTER 3

Architecture and Organization

1




These slides are being provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides are for personal use only.
Students must destroy these copies within 30 days after receipt of final course evaluations.

Block Move Instructions Encoding/Decoding

FIGURE 3.58

Encoding ARM's block move instructions



0 0
Data
processing
instructions

0 1
LDR/STR
instructions

1 0 0
LDM/STM
instructions

1 0 1
B/BL
instructions

Base register

Data direction (Load/store)
0 = store in memory
1 = load into register

Pointer update (Write-back)
0 = don't write back adjusted pointer
1 = write back adjusted pointer

Restore PSR
0 = don't load PSR or force user mode
1 = load PSR or force user mode

Pointer direction (Up/down)
0 = decrement pointer
1 = increment pointer

Pointer adjust (Pre-post-increment)
0 = post operation: use pointer then adjust
1 = pre operation: adjust pointer then use pointer

**PSR means
Processor Status
Register**

During this course,
it will always be 0

Should be
"Pre-post-update"

STM r1!, {r2-r10}: 将 r2-r10 的数据存到 r1 处内存地址, 并更新 SP

LDM r1!, {r2-r10}: 将 r1 处的数据从内存读取到 r2-r10 这 9 个 register 中.

ST: store to memory

LD: load to register.

LDR R0, [SP]

方向不同!

LDM SP!, {R0, R1, R2}

IB: increment before

FA: full-ascending

$\begin{matrix} IB \\ IA \\ DB \\ DA \end{matrix} \Rightarrow$ register 上操作 \Rightarrow 数据读取/写入.

$\begin{matrix} ED \\ FA \\ DB \\ DA \end{matrix} \Rightarrow$ Register \rightarrow Memory \Rightarrow stack 上操作.

STMDB \Leftrightarrow LDMIA.



IB \Rightarrow EA
IA \Rightarrow FA
DB \Rightarrow ED
DA \Rightarrow FD

Block Move Instructions Encoding Example

ARM Instruction: **STMFD** **r13!**, {r0-r4, r10}

Condition = 1110 (always – unconditional)

P = 1 (**DB**: adjust pointer then use pointer)

U = 0 (**DB**: decrement)

S = 0 (user mode)

W = 1 (write-back adjusted pointer)

L = 0 (store)

r_{base} = 1101 (r13)


Register list (r15, r14, ..., r2, r1, r0) = 0000 0100 0001 1111

1110 **1001** 0010 **1101** 0000 0100 0001 1111

0xE92D041F

FIGURE 3.58

Encoding ARM's block move instructions



Block Move Instructions Encoding Example

ARM Instruction: **LDMFD** **r13!**, {**r0-r4, r10**}

Condition = 1110 (always – unconditional)

P = 0 (**IA**: use pointer then adjust)

U = 1 (**IA**: increment)

S = 0 (user mode)

W = 1 (write-back adjusted pointer)

L = 1 (load)

r_{base} = 1101 (r13)


Register list (r15, r14, ..., r2, r1, r0) = 0000 0100 0001 1111

1110 **1000** **1011** **1101** 0000 0100 0001 1111

0xE8BD041F

FIGURE 3.58


Encoding ARM's block move instructions



Stack full descending

Occupied memory

Grows up



Block Move Instructions Decoding Example

Decode the ARM machine language **0x08855555**

0000 1000 1000 0101 0101 0101 0101 0101

Condition = 0000 (EQ)

P = 0 (**IA**: use pointer then adjust)

U = 1 (**IA**: increment)

S = 0 (user mode)

W = 0 (do not write-back adjusted pointer)


L = 0 (store)

r_{base} = 0101 (r5)

Register list (r15, r14, ..., r2, r1, r0) = 0101 0101 0101 0101

ARM Instruction: **STMEQIA r5, {r0, r2, r4, r6, r8, r10, r12, r14}**

FIGURE 3.58 Encoding ARM's block move instructions



It can also be
STMIAEQ
STMEQEA
STMEA EQ

Review
slides
177-179

Block Move Instructions Decoding Example

Decode the ARM machine language **0x99922222**

1001 1001 1001 0010 0010 0010 0010 0010

Condition = 1001 (LS)

P = 1 (**IB**: adjust pointer then use pointer)

U = 1 (**IB**: increment)

S = 0 (user mode)

W = 0 (do not write-back adjusted pointer)


L = 1 (load)

$r_{\text{base}} = 0010$ (r2)

Register list (r15, r14, ..., r2, r1, r0) = 0010 0010 0010 0010

ARM Instruction: **LDMLSIB r2, {r1, r5, r9, r13}**


FIGURE 3.58 Encoding ARM's block move instructions



It can also be
LDMIBLS
LDMLSED
LDMEDLS

Review
slides
177-179

FIGURE 3.58 Encoding ARM's block move instructions



SP after operation

LDMEIA:10

10 ⇒ 1010

LDMEPD r0! {r1-r5, r10}.

1110 1000 0101 1000 0000 0000 0100 0

F/B ⇒ P=1

FD:01

	31	28	27	26	25	24	23	22	21	20	19	16	15	0
	Condition	1	0	0	P	U	S	W	L	r_{base}	Register list			
LDMEPD r0! {r1-r5, r10}	0x8B0043E	1	1	1	0	1	0	0	0	1	1	0	0	0
EA	0xE930043E	1	1	0	1	0	0	0	1	1	0	0	0	0
IB	0xE9B0043E	1	1	0	1	0	0	1	1	0	0	0	0	0
DA	0xE930043E	1	1	0	1	0	0	0	1	1	0	0	0	0
STM FD	0xE920043E	1	1	0	1	0	0	0	1	1	0	0	0	0
EA	0xE9A0043E	1	1	0	1	0	0	1	1	0	0	0	0	0
IR	0xE9A0043E	1	1	0	1	0	0	1	1	0	0	0	0	0

○○ ○

FD (DB)	IB (FA)
DA (ED)	EA (IA)

LDMPD. $\Rightarrow 01$.

STM	LDM
FD/DB 10	FD/IA 01
FA/IB 11	FA/DA 00
ED/DA 00	ED/IB 11
EA/IA 01	EA/DB 10