
Part 4

CHAPTER 2

Computer Arithmetic and Digital Logic



Alan Clements

1

These slides are provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside the class.

All downloaded copies of the slides are for personal use only.

Students must destroy these copies within 30 days after receiving the course's final assessment.



Computer Logic

- □ Computers are constructed from two basic circuit elements *gates* and *flip-flops*, known as *combinational* and *sequential* logic elements.
- □ A *combinational* logic element is a circuit whose output depends only on its <u>current inputs</u>,

whereas

A sequential logic element is a circuit whose output depends on its <u>past history</u> as well as its <u>current inputs</u>.

- ☐ A sequential element can remember its previous value (memory element).
- □ Sequential elements themselves can be made from simple combinational logic elements.
 - o Hence, we can simply say that *computers can be constructed using just gates*

Logic Values


- ☐ A *logic value* can be either
 - o the *logical 1* (also called the *true* or *high* state)
 - o the *logical 0* (also called the *false* or *low* state)
- □ Each logic state has an *inverse* or a *complement* that is the opposite of its current state.
 - The complement of a *true* or 1 state is a *false* or 0 state
 - The complement of a *false* or *0* state is a *true* or *1* state

Gates


- ☐ Figure 2.14 shows a black box of a gate with two *input* terminals, A and B, and a single *output* terminal C.
 - This gate takes the two logic
 values at its input terminals and
 - o produces *a logic output value* that *depends only on*
 - the *states of the inputs* and
 - the *nature of the logic element*.


FIGURE 2.13

The logic element




- ☐ Examples of gates include
 - o AND, OR, NOT, NAND, NOR, Exclusive OR gates.






7408: quad two input AND gates



7432: quad two input OR gates





7404: hex inverter gates

FIGURE 3.17

14-pin ceramic package (all linear dimensions are in inches).

Gates





The AND Gate

- ☐ The behavior of a gate is described by its *truth table* that *defines its* output for each of the possible inputs.
- ☐ Table 2.8a provides the truth table for the <u>two-input AND</u> gate.
 - o If the two input are *A* and *B*, then the output *C* will be true (i.e., 1) if and only if both inputs *A* and *B* are true (i.e., 1) simultaneously.
- ☐ Table 2.8b gives the truth table for the *three input* AND gate.
 - o If A, B, and C are the inputs, then the output D will be true (i.e., 1) if and only if all inputs are true (i.e., 1) simultaneously.
- ☐ The AND is represented by a "."
 - o the operation A AND B can be written as A. B

TABLE 2.8	Truth Table for the AND Gate
-----------	------------------------------

В	Α	$C = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1
	201	Manager and the second

(a) Two-input AND gate

C	В	Α	$D = A \cdot B \cdot C$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1


(b) Three-input AND gate

The AND Gate


☐ Figure 2.14 gives the symbols for 2-input and 3-input AND gates

FIGURE 2.14

The symbol for an AND gate



(a) Two-input AND gate



(b) Three-input AND gate

The OR Gate

- \Box The output of an \bigcirc R gate is 1 if at least one of its inputs is 1.
- \Box The only way to make the output of an **OR** gate go to a logical 0 is to set all its inputs to 0.
- ☐ The OR is represented by a "+"
 - o the operation A OR B can be written as A + B

TABLE 2.9	Truth Table for the OR Gate

В	Α	C = A + B
0	0	0
0	1	1
1	0	1
1	1	1


(a) Two-input OR gate

C	В	Α	D = A + B + C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


(b) Three-input OR gate

FIGURE 2.15

The symbol for an OR gate



(a) Two-input OR gate




(b) Three-input OR gate

The NOT gate or inverter

- ☐ The **NOT** is represented by
 - o an "overbar", e.g., the operation NOT A is written as \overline{A} or
 - o a superscript c, e.g., the operation **NOT** A is written as A^c or
 - o a tilde mark \sim , e.g., the operation NOT A is written as \sim A or
 - o a negation mark ¬, e.g., the operation **NOT** A is written as ¬ A or
 - o an exclamation mark!, e.g., the operation NOT A is written as !A
- \square Note that, $\overline{\overline{A}} = A$

FIGURE 2.16 The symbol and truth table for an inverter



(a) Symbol for inverter

Α	Ā	arning
1	0	anele
0	1	Ceno

(b) Truth table of inverter

This bit is 1 not 0.
The book wrote it incorrectly as 0.

Comparing AND and OR Gates

TABLE 2.10

Truth Table for AND and OR Gates with Both Constant and Variable Inputs

Α	ND		OR
Constant	Variable	Constant	Variable
$0 \cdot 0 = 0$	$\mathbf{A} \cdot 0 = 0$	0 + 0 = 0	$\mathbf{A} + 0 = \mathbf{A}$
$0 \cdot 1 = 0$	$\mathbf{A} \cdot 1 = \mathbf{A}$	0 + 1 = 1	A + 1 = 1
$1 \cdot 0 = 0$	$\mathbf{A} \cdot \mathbf{\overline{A}} = 0$	1 + 0 = 1	$A + 0 = A$ $A + 1 = 1$ $A + \overline{A} = 1$ $A + A = A$
$1 \cdot 1 = 1$	$A \cdot A = A$	1 + 1 = 1	A + A = A

Derived Gates NOR, NAND, Exclusive OR

- □ NOR, NAND and XOR are gates that can be derived from basic gates.
 - o a **NOR** gate is an **OR** followed by an **inverter**.
 - o A NAND gate is an AND followed by and inverter and
 - O An XOR gate is an OR gate whose output is true <u>only if</u> an odd number of its input is true.

This is B not C

TABLE 2.11 Truth Table for the NOR Gate, NAND Gate, and Exclusive OR Gates

	C	$C = \overline{A + B}$	 A	В	$C = A \cdot B$	 A	В	$C = A \oplus B$	
0	0	1	0	0	1	0	0	0	12014
0	1	0	0	1	1	0	1	1	Cengage Learning
1	0	0	1	0	1	1	0	1	agele
1	1	0	1	1	0	1	1	0	© Ceng
					1200 AV 2000 AV 200				_ 0

(a) The NOR gate

(b) The NAND gate


(c) The XOR gate

☐ These gates (NOR, NAND, and XOR) are used extensively in digital circuits and have their own symbols.


There is no bubble here.
The book added it incorrectly.




Three derived gates



(a) NOR gate



(b) NAND gate





(c) Exclusive OR gate



Exclusive OR


- ☐ The Exclusive OR function is written as XOR or EOR.
- \square The **Exclusive OR** is represented by \mathscr{O} (e.g., $C = A \mathscr{O} B$).
- □ A two-input **XOR** gate can be constructed by *two* **inverters**, *two* **AND** gates and *one* **OR** gate, as shown in Figure 2.20. $(F = A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B)$





(c) The XOR gate

FIGURE 2.20 Constructing an XOR circuit from AND, OR, and NOT gates



Three Input Exclusive OR

☐ A three-input **XOR** gate can be constructed with *two* **XOR** gates, each with two-inputs


$$\Box$$
 $C = A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B$

$$\overline{C} = \overline{(A \cdot \overline{B} + \overline{A} \cdot B)}$$
$$= \overline{A} \cdot \overline{B} + A \cdot B$$

$$\Box A \oplus B \oplus X = C \oplus X = C \cdot \overline{X} + \overline{C} \cdot X$$


$$= (A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{X} + (\overline{A} \cdot \overline{B} + A \cdot B) \cdot X$$

$$= A \cdot \overline{B} \cdot \overline{X} + \overline{A} \cdot B \cdot \overline{X} + \overline{A} \cdot \overline{B} \cdot X + A \cdot B \cdot X$$



Α	В	X	$A \oplus B \oplus X$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Α	В	$C = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



Inversion Bubbles

- □ By **convention**, the triangle in inverters are often omitted from circuit diagrams and the *bubble notation is used*.
- \square A small bubble is placed at a gate's input to indicate inversion.
- ☐ In the circuit below, the *two* AND gates form the product of (NOT A) AND B and A AND (NOT B), i.e., $\overline{A} \cdot B + A \cdot \overline{B}$
- ☐ This circuit implements **XOR**



(c) Exclusive OR gate

Exclusive OR Gates

A	В	$C = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

(c) The XOR gate

This <u>intersection</u> means not connected lines

This <u>bubble</u> means connected lines

This <u>bubble</u> means inversion

 $\overline{A} \cdot B$

 $A \cdot \overline{B}$


The sum of products truth table is identified by its 1's as output


Example of a Digital Circuit

- ☐ This is called a *sum of products* circuit.
- ☐ The output is the OR of AND terms
- ☐ Lines that cross each other *without*a <u>black</u> dot at their intersection are

 not connected together
- \Box lines that *meet at a dot* are connected.

FIGURE 2.17 The generic AND-OR circuit





When any term of the above function equals the value of the entire function will be 1.

The *product of* sums truth table is identified by its 0's as output

O/P

Example of a Digital Circuit


- ☐ This is called a *product of sums* circuit.
- ☐ The output is the AND of OR terms

D

c

C

FIGURE 2.18



A

 \mathbf{B}

 $\rightarrow F = (\overline{C} + \overline{D})(\overline{A} + B + C)(A + B + C + D)(\overline{A} + \overline{B})$ В A+B+C+DWhen any term of the above function equals 0 \overline{B} the value of the entire $\overline{A} + \overline{B}$ function will be 0

Boolean Algebra Follows Normal Algebraic Laws

$$\square X + Y = Y + X$$

(Commutative law)

$$\square X \cdot Y = Y \cdot X$$

(Commutative law)

$$\square X + (Y + Z) = (X + Y) + Z$$

(Associative law)

$$\square X \cdot (Y \cdot Z) = (X \cdot Y) \cdot Z$$

(Associative law)

$$\chi \vee (\chi \wedge \xi) = (\chi \vee \chi) \wedge (\chi \vee \xi)$$

$$\square$$
 X + Y . Z = (X + Y). (X + Z) (Distributive law)

$$\square$$
 X . (Y + Z) = X . Y + X . Z (Distributive law)

$$\square \overline{X + Y} = \overline{X} \cdot \overline{Y}$$

(De Morgan's law)

$$\square \ \overline{X.Y} = \ \overline{X} + \overline{Y}$$

(De Morgan's law)

$$\square X + \overline{X} \cdot Y = X + Y$$