
Part 0x4

CHAPTER 3

Architecture and Organization



Alan Clements

These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.

Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>



Pseudo instructions

- □ A *pseudo instruction* is an operation that the programmer can use when writing code.
 - o The actual instruction <u>does not</u> have a <u>direct</u> machine language equivalent.
 - For example, you <u>can't</u> write MOV r0,#0x12345678 to load register r0 with the 32-bit value 0x12345678 because the instruction is only 32 bits long in total.
 - Instead, you can use LDR $\mathbf{r0}$, = 0×12345678 pseudo instruction, Yes, it is = not # It is NOT MOV $\mathbf{r0}$, = 0×12345678 =
 - the assembler will generate suitable code to carry out the same action.
 - store the constant 12345678₁₆ in a so-called *literal pool* or constant pool somewhere in memory <u>after the program</u>
 - o *generates suitable code* to load the stored constant 12345678₁₆ to r0

Pseudo instructions

- Another *pseudo instruction* is ADR **r0**, label, which loads the <u>32-bit address</u> of the line 'label' into register r0, using the appropriate code generated by the assembler
- ☐ The following fragment demonstrates the use of the ADR pseudo instruction.

This LDR instruction here is **NOT** a pseudo instruction

ADR r1, MyArray; set up r1 to point to MyArray

; loads register r1 with the 32-bit address of MyArray

LDR **r3**,[r1]

;read an element using the pointer

MyArray DCD 0x12345678; the address of this data will be loaded to r1

- The programmer does not have to know how the assembler generates suitable code to implement such *pseudo instructions*But as a student, you need to know it!!
- ☐ All this is done automatically.
- ☐ This can be realized by utilizing the *program counter relative addressing*

Program Counter Relative Addressing

- □ Register *indirect relative addressing allows* us to
 - o specify the location of an operand with respect to a register value.
- □ LDR r0,[r1] specifies that the operand address is in r1
- □ LDR r0, [r1, #16] specifies that the operand is 16 bytes onward from r1.
- □ Suppose that we use r15, i.e., the PC, to generate an address by writing LDR $\mathbf{r0}$, [PC, #16].
 - o The operand is 16 bytes onward from the PC
 - \circ i.e., 8 + 16 = 24 bytes from the current instruction.
 - The ARM's PC <u>in most of the cases</u> is 8 bytes from the current instruction to be executed, due to <u>pipelining</u> (automatically fetches the next instruction before the current one has been executed).
- Program Counter

 Program Counter

 Memory address register

 Main store (memory)

 The operands field of the instruction provides any source and destination operands required by the instruction

 Op-code

 Operands

 Memory buffer register

 Memory buffer register

 Register File

 Register r0

 Register r1

☐ If the program and its data are relocated elsewhere in memory, the *relative offset* does not change.

