
Part 8

CHAPTER 3

Architecture and Organization



Alan Clements

1

These slides are being provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides are for personal use only.
Students must destroy these copies within 30 days after receipt of final course evaluations.



Computer Organization and Architecture: Themes and Variations, 1st Edition Note that, the ARM

Addressing Modes

assembly language and the RTL language have two different interpretations to the square brackets.

Instruction

RTL form

Description

ADD r0, r1, #Q $[r0] \leftarrow [r1] + Q$ *Literal*:

Add the integer Q to the content of register r1 and store the result in r0

LDR r0, Mem

 $[r0] \leftarrow [Mem]$ **Direct** (i.e., **absolute**):

Load the content of memory-location Mem into register r0.

This addressing mode is <u>not supported by ARM</u> but is supported by all CISC processors

LDR $\mathbf{r0}$, [r1] $[r0] \leftarrow [[r1]]$

Register Indirect:

 \Box This is also called:

o Indexed

o Pointer-based

Load r0 with the content of the memory-location pointed at by r1

The memory-location is given by the contents of a register (that is why we call it **Register Indirect**)

☐ The ARM lacks a simple memory *direct* (i.e., *absolute*) addressing mode (i.e., does not have an LDR ro, address instruction that implements direct addressing to load the contents of a memory-location denoted by address into a register.)

114

Register Indirect Addressing


☐ In ARM, the register indirect addressing is indicated by means of *square brackets*; for example,

```
LDR \mathbf{r1}, [r0] ; [r0] \leftarrow [[r1]] ; Load r1 with the content of ; the memory-location pointed at by r0
```

FIGURE 3.31

Register indirect addressing

If we look to the memory as an array, then "LDR r1, [r0]" means r1 = memory[r0].



Register Indirect Addressing

☐ Consider what happens if we next execute


```
ADD r0,r0,#4 ; [r0] \leftarrow [r0] + 4 ; Add 4 to the contents of register r0 ; i.e., increment the pointer by one word
```

- ☐ Figure 3.32 demonstrates the effect of incrementing the pointer register. It now points to the next location in memory.
- ☐ This allows us to use the same instruction (LDR r1, [r0]) to access a sequence of memory-locations; for example, a list, matrix, vector, array, or table.

FIGURE 3.32

This

Effect of incrementing the pointer register




Register Indirect Addressing with an Offset

- ARM supports a memory-addressing mode where the *effective address* of an operand is **computed by adding** the *contents of a register* to a *literal offset* encoded into the load/store instruction.

 The literal offset must be preceded by "#" sign
- ☐ This addressing mode is often called *base plus displacement addressing*.
- ☐ Figure 3.33 illustrates the instruction LDR **r0**, [r1,#4]. The effective address is the sum of the content of the pointer register r1 plus offset 4; that is, the operand is 4 bytes after the address specified by the pointer.
- ☐ In base plus displacement addressing mode,
 - o the literal offset is a <u>true 12-bit literal</u> (0-4095), <u>not</u> 0-255 and a rotation as in the literals.

FIGURE 3.33 Register indirect addressing with an offset



Register Indirect Addressing with an Offset

- ☐ The following fragment of code demonstrates the use of offsets to implement array access.
- □ Note that: constants (defined by EQU here) <u>cannot</u> be changed at runtime.

```
Sun
       EOU
                          ; offsets for days of the week
Mon
       EOU
                    To store the address of Week
Tue
       EOU
       EOU 12
                      in r0, you may also use
Wed
      EOU 16
Thu
                          LDR r0,=Week If "STR r4, [r0]" means memory [r0] = r4,
       EOU 20
Fri
                                           then
       EQU 24
Sat
                                           "STR r4, [r0, #4]" means memory [r0+4] = r4
       ADR rO, Week
```

```
ADR r0, Week ;r0 points to array Week

LDR r2, [r0, #Tue] ;Load the data for Tuesday into r2

LDR r3, [r0, #Wed] ;Load the data for Wednesday day into r2

ADD r4, r2, r3 ;Add Tuesday and Wednesday

STR r4, [r0, #Mon] ;Store the result in Monday
```

```
Week DCD 0x11111111 ; data for day 1 (Sunday)
DCD 0x22222222 ; data for day 2 (Monday)
DCD 0x33333333 ; data for day 3 (Tuesday)
DCD 0x44444444 ; data for day 4 (Wednesday)
DCD 0x55555555 ; data for day 5 (Thursday)
DCD 0x66666666 ; data for day 6 (Friday)
DCD 0x77777777 ; data for day 7 (Saturday)
```

Register Indirect Addressing with an Offset


EOU 0xC

END

EQU 0x10

:12

AREA DaysOfWeek, DATA, READWRITE



Wed

Thu

Fri

Sat

13

⇔15

16

17

19

23

25

→20

ENTER

Week

C:\Keil\ARM\Examples\DaysOfWeed.uvproj - µVision4

NOP means No Operation.

It has no use in this context.

Decode this machine language code to know the actual instruction to be executed.

CPSR

SPSR

User/System

Fast Interrupt

Supervisor

Interrupt

Undefined

PC \$

Mode

States

E Project Registers

Sec

Abort

Internal

0x00000D3

0x00000014

Supervisor

0.00000000

EOU 0x14 EOU 0x18 ;r0 points to array week ADR r0, Week LDR r2, [r0, #Tue] ; read the data for Tuesday into r2 LDR r3, [r0, #Wed] ; read the dat for Wednesday into r3 ADD r4, r2, r3 ;add Tuesday and Wednesday STR r4, [r0, #Mon] ; put the result in Monday NOP NOP

> 0x11111111 ; data for day 1 (Sunday) 0x22222222 ; data for day 2 (Monday) 0x33333333 ; data for day 3 (Tuesday) 0x4444444 :data for day 4 (Wednesday) 0x55555555 ; data for day 5 (Thursday)

0x66666666 ; data for day 6 (Friday)

0x77777777 ; data for day 7 (Saturday)

El-Sakka

118

This slide is modified from

Simulation

Program counter Relative Addressing

- □ Any ARM register can be used to implement register indirect addressing.
- □ If **r15** (i.e., *program counter*) is used as a *pointer register* to access an operand, the resulting address is called *program counter relative addressing*.
 - The operand-location is
 - specified with respect to the current code location.
 - o Moving the code and its associated data to a different location in memory will not require any recalculation for operand addresses.
- □ Consider the instruction

LDR **r0**, [r15, #100]

- The operand is specified as 100 bytes from the content of r15.
- o This is <u>not</u> 100 bytes from the "LDR **r0**, [r15, #100]" instruction.
- O Note that, the PC (r15) is incremented after fetching an instruction.
 - The **ARM**'s **PC** is actually 8 bytes after the current instruction, i.e., **r0** will be loaded with the value located 108 bytes away from the instruction. (*This is due to the use of the pipelining mechanism that overlaps operations*)

120

Register Indirect Addressing with Base and Index Registers

☐ You can specify the offset as a second register so that you can use a *dynamic offset* that can be modified at runtime (See Figure 3.35).


```
LDR \mathbf{r2}, [r0,r1] ; [r2] \leftarrow [[r0] + [r1]] load r2 with ; the location pointed at by r0 + r1
```

The above instruction and the figure in the book (page 188 - 189) are *not* compatible.

You should change one of them.

```
If "LDR r2, [r0]" means r2 = memory[r0],
then
"LDR r2, [r0, r1]" means r2 = memory[r0+r1]
```

FIGURE 3.35 Indexed addressing with a register offset




This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Register Indirect Addressing with Base and Index Registers + Scaling

- ☐ In this example below, register r1 is multiplied by 4.
 - o This allows you to use a scaled offset when dealing with arrays.

```
LDR \mathbf{r2}, [r0,r1,LSL #2]; [r2] \leftarrow [[r0] + [r1] \times 4] Scale r1 by 4
```

```
If "LDR r2, [r0]" means r2 = memory[r0],
then
"LDR r2, [r0, r1, LSL #2]" means r2 = memory[r0+r1×4]
```



This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Register Indirect Addressing with Base and Index Registers + Scaling

□ Example: Consider the following fragment of C code, where j is

```
a long int array:
    for(i = 0; i < 21; i++)
    {
        j[i] = j[i] + 10;
}</pre>
```

Array j has 21 elements (indexed from 0 to 20 and we want to add 10 to each element of this array.

☐ This C code can be translated into *ARM* assembly language as follow

```
MOV
            r0,#0
                                   ;Use r0 as the counter i
                       Not correct
                                   ; Initialize counter i to zero
                       in the book
     ADR
            r8, j
                                   ; Base register r8 points to
                        page 186
                                   ; array j (pseudo instruction)
            r1, [r8, r0, lsl #2]
Loop LDR
                                   ; REPEAT Get j[i]
            r1, r1, #10
                                      Add 10 to j[i]
     ADD
            r1,[r8,r0,ls1 #2]
     STR
                                   ; Save j[i]
            r0, r0, #10
     ADD
                                      Increment loop counter i
            r0,#21
                                      Compare loop counter with
     CMP
                       Not correct
                                      terminal value + 1
                       in the book
                        page 186
     BNE
            Loop
                                   ; UNTIL i = 21
```

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Auto-indexing Addressing Mode

- ☐ Elements in an array, or similar data structure, are frequently accessed sequentially.
 - To facilitate such action, *Auto-indexing addressing* modes have been implemented.
 - In *Auto-indexing addressing* modes, the *pointer is* automatically adjusted to point at the next element before or after it is used, i.e., similar to memory[++r1] and memory [r1++], respectively, in C and similar to memory[--r1] and memory [r1--], respectively, in C
- □ ARM's auto-indexing modes are implemented by
 - o adding an offset to the base register
- □ ARM implements two auto-indexing modes
 - Auto-indexing *pre*-indexed
 - Auto-indexing *post*-indexed

In ARM, The amount of the increment or decrement can be any value, not just an increment or decrement by 1, depending on the problem in hand.

Auto-indexing Pre-indexed Addressing Mode

- □ Auto-indexing pre-indexed addressing
 - o increments the base register by an offset
 - o accesses the operand at the location pointed to by the *updated* base register.
 - o similar to memory [++r1] in C
- □ ARM's *auto-indexing* **pre-***indexed* addressing mode is
 - o *indicated by* appending the suffix! to the end of the address.
- □ Consider the following ARM instruction:

```
LDR r0, [r1, #8]! ; load r0 with the word pointed at by

The amount of the increment ; register r1 plus 8 and update the can be any value, depending on the problem in hand. ; pointer by adding 8 to r1
```

- ☐ The RTL definition of this instruction is given by
- $[r0] \leftarrow [[r1] + 8]$ Access the memory 8 bytes beyond the base register r1 $[r1] \leftarrow [r1] + 8$ Update the pointer (base register) by adding the offset
- ☐ This *auto-indexing pre-indexed mode* does not cost additional execution time, because it is performed in parallel with memory access.

Auto-indexing Pre-indexed Addressing Mode


☐ Consider this example of adding two arrays (each array is 8 elements of 4 bytes each).

```
; let's make the arrays 8 words long
Len EQU
    ADR r0, A - 4

ADR r1, B - 4

ADR r2, C - 4
                        ; register r0 points at 4 bytes prior
                        ; to the beginning of array A
                        ; register r1 points at 4 bytes prior
                        ; to the beginning of array B
                        ; register r2 points at 4 bytes prior
                        ; to the beginning of array C
    MOV r5, #Len
                        ; use register r5 as a loop counter
Loop LDR r3, [r0, #4]! ; get element of A
    LDR r4, [r1, #4]! ; get element of B
    ADD r3, r3, r4 ; add two elements
    STR r3, [r2, #4]! ; store the sum in C
    SUBS r5, r5, #1
                        ;test for end of loop
                                                              125
    BNE
         Loop
                        ;repeat until all done
```

Auto-indexing Pre-indexed Addressing Mode



Auto-indexing Post-indexed Addressing Mode

- □ Auto-indexing *post-indexed* addressing
 - o first accesses the operand at the location pointed to by the base register,
 - o then increments the base register.
 - o similar to memory[r1++] in in C
- □ ARM's auto-indexing **post**-indexed is **denoted by** placing the offset **outside**<u>the square</u>.

The amount of the increment can be any value, depending on the problem in hand.

Example

```
LDR r0,[r1],#8; load r0 with the word pointed at by r1; now do the post-indexing by adding 8 to r1
```

☐ The RTL definition of this instruction is:


```
[r0] \leftarrow [[r1]] Access the memory address in base register r1 [r1] \leftarrow [r1] + 8 Update pointer (base register) by adding offset
```

Auto-indexing Post-indexed Addressing Mode

☐ Consider this example of the addition of two arrays (8 elements each, 4 bytes each).


```
Len EOU
                        ; let's make the arrays 8 words long
         r0,A
    ADR
                        ; register r0 points at array A
    ADR r1, B
                        ; register r1 points at array B
    ADR r2,C
                        ; register r2 points at array C
    MOV r5, #Len
                        ; use register r5 as a loop counter
Loop LDR r3, [r0], #4 ; get element of A
    LDR r4, [r1], #4
                       ; get element of B
    ADD r3, r3, r4 ; add two elements
    STR \mathbf{r3}, [r2], #4 ; store the sum in C
    SUBS r5, r5, #1
                       ;test for end of loop
    BNE
                       ; repeat until all done
         Loop
```

Register Indirect Addressing with Offset



Adjust pointer then use the adjusted pointer.

Do NOT write-back (do not update) the adjusted pointer.



Adjust pointer then use the adjusted pointer.

Write-back (update) the adjusted pointer.


(a) LDR r0, [r1,#12]
Offset added to base register to generate effective address. Operand accessed at effective address. Base register remains unchanged.

(b) LDR r0, [r1,#12]!

Offset added to base register to generate effective address.

Operand accessed at effective address. Base register updated after access.

Why do not we have "Use the original base pointer then adjust pointer" with "Do NOT write-back (do not update) the adjusted pointer"?



Use the original base pointer then adjust pointer.

Write-back (update) the adjusted pointer.

(c) LDR r0, [r1], #12


Effective address specified by base register. Operand accessed at effective address. Offset added to base register after the access.

129

J R. El-Sakka.

This slide is modified from the original slide by the author A. Clements and used with perm.

Summary of ARM Addressing Modes



This slide is modified from the original slide by the author A. Clements and us

or can be an index register with shift,

for example, "r2,LSL#3" instead of "#12".

Offset added to base register to generate effective address. Operand accessed at effective address. Base register updated after access.

(c) LDR r0, [r1], #12 Effective address specified by base register. Operand accessed at effective address. Offset added to base register after the access.