
Part 0x2

CHAPTER 3

Architecture and Organization



Alan Clements

These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.

CENGAGE Learning

Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>

Sample ARM Assembly Instructions

LDR ro, address Load the contents of the memory-location at address into register ro.

We will talk about the format of address later on.

STR r0, address Store the contents of register r0 at the specified address in memory.

ADD ror1,r2

Add the contents of register r1 to the contents of register r2 and store the result in register r0.

SUB **r0**,r1,r2

Subtract the contents of register **r**² from the contents of register **r**¹ and store the result in register **r**⁰.

to cee the flys:

BPL target

If the result of the previous operation was plus (+ve or zero)

then branch to the instruction at address target.

BEQ target

If the result of the previous operation was zero,

then branch to the instruction at address target.

B target

Branch unconditionally to the instruction stored at the memory address target.

Note the number of operands in each instruction.

label to identify coses. certain coses. SU 2-0 BE **Example 1: Conditional Operation**

r5=15-1.

SUBS r5,r5,#1 ;Subtract 1 from r5

BEQ onZero ;IF zero THEN go to the line labeled 'onZero'

notZero ADD r1,r2,r3 ;ELSE continue from here

ヤレニア2 tr2.

The Sub r1,r2,r3 ;Here's where we end up if we take the branch


Explanation


SUBS r5,r5,#1

- □ subtracts 1 from the contents of register r5.
- ☐ After completing this operation the number remaining in r5 may, or may not, be zero.

BEQ onZero


- ☐ forces a branching (i.e., goto) to the line labeled 'onZero' if the outcome of the last operation was zero.
- □ Otherwise, the next instruction in sequence after the BEQ is executed.





Example 2: Conditional Operation

Case 1: P = 12, Q = 9, and hence the conditional branching is taken (i.e., will branch to THEN)



Profrom

(PCstart = 0, PCend = 4, r0 = 12)


PCstart = 4, PCend = 8, r1 = 9

PCstart = 8, PCend = 12, r2 = 3

PCstart = 12, PCend = 24,


PCstart = 24, PCend = 28, r0 = 17

PCstart = 28, PCend = 32, X = 17



Example 2: Conditional Operation

Case 2: P = 12, Q = 14, and hence the conditional branching is not taken (i.e., will NOT branch to THEN)



Example 3: Conditional Operation

 \Box Consider the code needed to calculate 1+2+3+4+...+20

LDR: wpy the wontent of the removal to register

The MOV instruction copies the value of Operand2 (can be a lateral or a register) into the destination register.

MOV **r0**,#1

r1,#0

Next ADD r1,r1,r0

MOV

ADD **r0**,r0,#1

CMP_o r0,#21

BNE Next

STOP

;Put 1 in register r0 (the counter)

;Put 0 in register r1 (the sum)

;REPEAT: Add current counter to sum

; Add 1 to the counter (i.e., increment counter)

; Have we added all 20 numbers?

;UNTIL we have made 20 iterations

;If we have then stop

MOV and **CMP** instructions need ONLY two operands.

CMP compares the value in a register with Operand2, i.e., subtracting Operand2 from the register value.

It *automatically updates* the condition flags on the result, but does *not* place the result in any register.

The "S" is *not* needed in such instruction.

General-Purpose Registers


- ☐ Computers might have
 - o general-purpose registers no restriction
 - o *special-purpose* (dedicated) registers
- Registers usually have the <u>same width</u> as the fundamental word of a computer.
- ☐ The *ARM* processors have
 - o general-purpose registers, and
 - o two special purpose registers (have special hardware-defined functions)

Oprogram connter => point to the next instruction to he excused

Olinked register.


Data Extension

- □ Sometimes registers hold data values smaller than their actual length
 - o for example, a 16-bit (halfword in a 32-bit word register).
- □ What happens to the <u>other bits?</u> (*processor dependent*)
 - o some leave the unused bits unchanged,
 - o some set the unused bits to 0, and
 - o some sign-extend the 16-bit halfword to 32-bits (two's complement)



Addressing Modes

- ☐ There are three fundamental addressing modes
 - o Literal or immediate
 - the actual value is part of the instruction
 - o Direct or absolute
 - the instruction provides the memory address of the operand
 - The ARM architecture does not directly support this mode
 - Register indirect or pointer based or indexed
 - a register contains the address of the operand



Instruction Types

- □ Memory-to-register
 - o The source operands are in memory and
 - o the destination operand is in a register
- □ Register-to-memory
 - The source operands are in registers and
 - o the destination operand is in memory
- □ Register-to-register
 - o Both operands are in registers.

CISC means COMPLEX Instruction Set Computer

□ CISC processors like the Intel IA32 family and Motorola/Freescale 68K family allow memory-to-register and register-to memory data-processing operations.

RISC means REDUCED Instruction Set Computer

- □ RISC processors like the ARM and MIPS allow only register-to-register data-processing operations.
- □ RISC processors have a <u>special LOAD</u> and a <u>special STORE</u> instructions (<u>pseudo</u> instructions) to transfer data between memory and a register using Register indirect addressing mode.

 32

Operands and Instructions

- □ *CISC* processors *typically* have
 - o *Two-address* instructions where
 - *one* address is *memory* and the *other* is a *register*.
- □ *RISC* processors *typically* have a
 - o three-address data processing instruction where
 - *the three* operand addresses *are registers*.
 - They also have two special two-address instructions,
 - LOAD and STORE.

Three Address Machines

- □ Processors *do not* implement *three memory address* instructions.
- ☐ A typical RISC processor allows three <u>register</u> addresses in an instruction
- o For example:

ADD r1,r2,r3 ;Add r2 to r3 and put the result in r1

Registers

The three address instruction

Memory

ADD r1, r2, r3

Registers

To operand

T

34

What is ARM architecture?

- ☐ The *ARM* architecture is the intellectual property of *ARM Holdings*, based in Cambridge, England.
- \square The company was founded in 1990 as Advanced RISC Machines (ARM) by
 - o Acorn Computers,
 - o Apple Computers, and
 - o VLSI Technology.
- \square The 1st-generation of ARM was 8-bit microprocessors.
- \square The 2nd-generation of ARM was 32-bit microprocessors.
 - o In *ARM* terminology, *16 bits is a half-word*, and *32 bits is a word*.
- ☐ There has been remarkably little change in instruction set architecture between today's <u>high performance machines</u> and <u>1st-generation microprocessors</u>.
- ☐ Unlike other microprocessor manufactures, e.g., Intel, AMD, and Freescale, *ARM* does *NOT* build chips, but licenses to semiconductor companies its core processors for use in systems on chips and microcontrollers.
- □ *ARM* successfully targeted the world of mobile devices, e.g., netbooks, tablets, and cell phones.
- □ *ARM* is a machine with register-to-register architecture, as well as load/store instructions that move data between memory and registers.
- □ *ARM operand values* are <u>32-bit wide</u>, except for several multiplication instructions that generate a 64-bit product stored in two 32-bit registers.

ARM Register Set


- \Box The *ARM* processor has
 - o 16 32-bit registers (r0, r1, r2, ..., r12, r13, r14, r15)
 - r0, r1, r2, ..., r12 are general-purpose registers
 - r15 is the program counter
 - r14 is the link register—holds subroutine return addresses
- r13 is reserved for use by the programmer as the stack pointer other resister can be stack pointer as well as the stack pointer.

 □ Sixteen registers require a 4-bit address. Review Slide 3 in Chapter 2.
- - saves three bits per instruction (1 bit per operand) over RISC processors with 32-register architectures (5-bit address).

Condition Code Register

- ☐ The ARM's current program status register (CPSR) contains
 - Condition codes (bits number 31, 30, 29, and 28) N (negative), Z (zero), C (carry) and V (overflow) flag bits
 - Operating mode (bits number 0–7) May talk about them later
- □ *ARM* processors have a rich instruction set

ARM Register Set



37

Typical ARM Instructions

TABLE 3.1	ARM	Data Processing	Data Transfer,	and	Compare Instructions
-----------	-----	------------------------	----------------	-----	----------------------

Instruction	ARM Mnemonic	Definition
Addition	ADD r0 ,r1,r2	[r0] ← [r1] + [r2]
Subtraction	SUB r0 , r1, r2	[r0] ← [r1] - [r2]
AND	AND r0, r1, r2	$[r0] \leftarrow [r1] \cdot [r2]$
OR	ORR r0 , r1, r2	$[r0] \leftarrow [r1] + [r2]$
Exclusive OR	EOR r0 , r1, r2	$[r0] \leftarrow [r1] \oplus [r2]$
Multiply	MUL r0, r1, r2	$[r0] \leftarrow [r1] \times [r2]$
Register-to-register move	MOV r0,r1	[r0] ← [r1]
Compare	CMP r1,r2	[r1] - [r2]
Branch on zero to label	BEQ label	$[r0] \leftarrow [r1] \times [r2]$ $[r0] \leftarrow [r1]$ $[r1] - [r2]$ $[PC] \leftarrow label (jump to label)$

engage Learning ZU14

ARM Assembly Language

□ ARM instructions are written in the form

```
{Label} Op-code operand1, operand2, operand3 {;comment}
```

□ Consider the following example of a loop.

```
MOV r1,#0 ;initialize the total
MOV r2,#10 ;initialize the value to be added
MOV r7,#20 ;initialize the number of iterations

Test_5 ADD r1,r1,r2 ;increment total by the value
SUBS r7,#1 ;decrement loop counter
;same as SUBS r7, r7, #1

BNE Test_5 ;IF not zero THEN goto Test_5
```

☐ The Label field is a user-defined label (<u>case-sensitive</u> <u>single</u> <u>word</u> <u>without</u> <u>space</u>) that can be used by other instructions to refer to the address of that line.

☐ Any text following a semicolon is regarded as a *comment* field which is ignored by the assembler.

What are the values of r1, r2, and r7 after executing this loop?

39

ARM Assembly Language

 \square Suppose we wish to generate the sum of the cubes of numbers from 1 to 10. We can use the *multiply and accumulate* instruction;

```
MOV r0,#0 ;clear total in r0

MOV r1,#10 ;FOR i = 10 to 1 (count down)

Next MUL r2,r1,r1 ; square the number (i × i)

MLA r0,r2,r1,r0 ; cube the number and add it to total subs r1,r1,#1 ; decrement counter (set condition flags)

BNE Next ;END FOR (branch back on count not zero)
```

- ☐ This fragment of assembly language is *syntactically* correct.
 - o But it is not yet a program that we can run.
- □ We must specify the environment to make it a standalone program.
- ☐ There are two types of statement:
 - o *executable instructions* that are executed by the computer and
 - o *assembler directives* that tell the assembler something about the environment.

Structure of an ARM Program

AREA Cubes, CODE, READONLY **ENTRY**



MOV**r0**,#0

;clear total in r0

MOV **r1**,#10

;FOR i = 10 to 1

Next

MUL **r2**,r1,r1 ; square number

MLA **r0**,r2,r1,r0

: cube number and add to total

SUBS **r1**,r1,#1

; decrement loop count

BNE Next

;END FOR




Assembly code

41


Snapshot of the Display of an ARM Development System

FIGURE 3.13

Assembling an assembly language program using Kiel's ARM IDE



Snapshot of the Display of an ARM Development System



This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by @ Mahmoud R. El-Sakka.