CS3350B Computer Organization Chapter 3: CPU Control & Datapath Part 3: CPU Control

Iqra Batool


Department of Computer Science University of Western Ontario, Canada

Monday February 26, 2024

Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation

Controlling the Datapath




Control Signals

- Just as we saw with circuits like MUX, DEMUX, ALU, some circuits need control signals to help data flow or control the operation of the circuit.
- For an entire CPU datapath, this is called the CPU controller.

 - → Many independent control signals are sent from the controller to each stage.
 - Sometimes multiple signals are sent to one stage, each controlling a different component within a stage.


MIPS Datapath with Control Signals




Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation

Review: MUX






does not charge of input; selection only.

The control signal **S** determines which input is used to set the output.


- Controls the flow of data.
- Bit-width of control signal determined by *number* of inputs to choose between, not the bit-width of the input.

Review: ALU




The <u>control signal</u> **OP** determines which arithmetic or <u>logical operation</u> is actually performed.

Review: ALU Implementation




One possible ALU implementation. Do all of the operations, and control signal just controls a MUX to output.

Controlling Number Extenders




- Extender: A circuit which extends the bit-width of wire while maintaining its numerical value.
- Recall: we have both unsigned and signed numbers.
- Need a control signal to determine which to perform: ExtOp.

Controlling Data Storage: Register



- Normally, registers are controlled by the clock.
- But, we can have special registers whose states are only updated when a special control signal is activated.
- These registers are updated when the control signal is 1 and the clock tic occurs simultaneously.


Controlling Data Storage: Many Registers



- A register file is a collection of registers put together.
- RA and RB are the *indices* of the registers we want to read from.
- RW is the *index* of the register we want to write to.
 - → On the clock, **if** write enable control signal is 1, then write the data on busW to register RW.
- Clock does not affect *reads*, only *writes*.


Controlling Data Storage: Data Memory

only one add in.



- A simplified data memory works much like a register file.
- Address specifies the memory address to read from or write to.
- DataOut is the data read from memory.
- DataIn is the data to be written.
- A write only occurs on the clock tic and when WriteEnable is 1
- Clock does not affect reads.

MIPS with Control Signals




Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation

Controlling "Instruction Fetch Unit" and PC


- For most instructions simply perform PC = PC + 4.
- For branch inst. we must do a special extension of the immediate value and then add it to PC..
- The next PC is actually decided by MUX and the nPC_sel control signal.
- If the branch condition evaluates to true, then the control signal is set to 1 and the MUX chooses the branch immladdress.

 Note: A condition evaluates to true, then the control signal is set to 1 immlant.




Recall: on branch instructions $\underline{PC} = \underline{PC} + \underline{4} + (\underline{imm} << \underline{2})$. The + 4 will become clear in next chapter.

Tracing add (1/2)




- Inst. writes to a register so the RegWr control signal must be true.
- The ALUctr signal is decided from the instruction \Rightarrow op and funct.
- add, addu, sub, subu, or, and, ..., all have opcode = 0 but a different funct.

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits



Tracing addui - I type.

nosyn addui \$rt, \$rs, imm




- Modify previous path to allow register or immediate as input to ALU.
- Modify previous path to allow write to rd or rt.
- R-type inst. have RegDst = 'rd'; I-type have RegDst = 'rt'.
- R-type have ALUSrc = 'rt' or 'busB'; I-type have ALUSrc = 'imm.'.

Tracing lw

optionally extend

lw \$rt, off(\$rs)


6 carl signal



- Add ExtOp to allow for negative immediates.
- Add MemToReg to choose between ALU result and data read from memory.
- \blacksquare Arithmetic still occurs with \$rs + off to get memory address.


Tracing sw

sw \$rt, off(\$rs)



- Add a wire direct from register file to data memory.
- Add MemWr control to only write the read register value on a store instruction.
- \blacksquare Arithmetic still occurs with \$rs + off to get memory address.


Controlling Instruction Fetch Unit: Branch instructions beq \$rt, \$rs, imm.




- $nPC_sel \equiv Equal \land (opcode is a branch)$
- If branch condition fails (if $rs \neq rt$) or instruction is not a branch type, rc = rc + 4.
- Remember: datapath generally computes everything, control signals determine which results are actually read/redirected/stored/etc.

Cumulative Datapath with Control Signals Sweet?





Control Signals Values



Tracing add in full

hyphtindrine a"meningth" add \$rd, \$rs, \$rt value. Instruction<31:0> instr nPC sel = +411:15 16:20 fetch RegDst=1 clk -> unit Rd Rt Rť Rď Imm16 zero ALUctr=ADD Rs Rt RegWr=1 MemtoReg=0 MemWr=0 Rw Ra Rb busA 32 busW 32 ΠŤ RegFile 32 busB clk WrEn Adr Data

| Data | Data | Data | Memory | Data | imm₁₆ 16 ExtOp=

Summary of Control Signals

func	10 0000	10 0010	Doesn't Matter					
ор	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
	add	sub 🔾	ori	lw	r sw	beq	jump	
RegDst	1	1	0	0	×	×	×	
ALUSrc	0	0	1	1	1	0	×	
MemtoReg	0	0	0	1	×	×	×	
RegWrite	1	1	1	1	0	0	0	
MemWrite	0	0	0	0	1	0	0	
nPC_sel	0	0	0	0	0	1	?	
Jump	0	0	0	0	0	0	1	
ExtOp	Х	×	1	1	1	Х	Х	
ALUctr	Add	Subtract	Or	Add	Add	Equal	Х	


x = Don't care / Doesn't matter

Note: numeric values not really important. Just gives semantic meaning.

Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation

The Controller: Many Inputs, Many Ouputs




Monday February 26, 2024

Possible Boolean Expressions for Controller


```
RegDst = add + sub
ALUSrc = ori + Iw + sw
MemtoReg = Iw
RegWrite
                     = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
                                                                                 of operate and five vode.
Jump = jump
ExtOp = Iw + sw
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or
\mathsf{rtype} = \overline{op_5} \cdot \overline{op_4} \cdot \overline{op_3} \cdot \overline{op_2} \cdot \overline{op_1} \cdot \overline{op_0}
             = \overline{op_5} \cdot \overline{op_4} \cdot \mathsf{op}_3 \cdot \mathsf{op}_2 \cdot \overline{op_1} \cdot \mathsf{op}_0
ori
\mathsf{Iw} \quad = \quad \mathsf{op}_5 \, \cdot \, \overline{op_4} \, \cdot \, \overline{op_3} \, \cdot \, \overline{op_2} \, \cdot \, \mathsf{op}_1 \, \cdot \, \mathsf{op}_0
             = op<sub>5</sub> · \overline{op_4} · op<sub>3</sub> · \overline{op_2} · op<sub>1</sub> · op<sub>0</sub>
SW
\mathsf{beq} = \overline{op_5} \cdot \overline{op_4} \cdot \overline{op_3} \cdot \mathsf{op}_2 \cdot \overline{op_1} \cdot \overline{op_0}
             = \overline{op_5} \cdot \overline{op_4} \cdot \overline{op_3} \cdot \overline{op_2} \cdot \operatorname{op}_1 \cdot \overline{op_0}
jump
\mathsf{add} = \mathsf{rtype} \, \cdot \, \mathsf{func}_5 \, \cdot \, \mathit{func}_4 \, \cdot \, \mathit{func}_3 \, \cdot \, \mathit{func}_2 \, \cdot \, \mathit{func}_1 \, \cdot \, \mathit{func}_0
\mathsf{sub} = \mathsf{rtype} \cdot \mathsf{func}_5 \cdot func_4 \cdot func_3 \cdot func_2 \cdot \mathsf{func}_1 \cdot func_0
```

Implementing The Controller



Look familiar? Same scheme as a programmable logic array (PLA).

Patterson & Hennessy: Controller



Chapter 3: CPU Control & Datapath, Part 3: CPU Control

Single Cycle Processor: Summary

- Instruction Set Architecture → Datapath.

 - □ Limitations of circuits influence allowable instructions.
- Classic RISC Datapath: IF, ID, EX, MEM, WB.
- Clock cycle must be long enough to account for time of critical path through datapath.
- MUX control flow of data through datapath.
- Controller takes opcode and funct as input, outputting the control signals that control MUXs, ALU, writing.
 - Boolean logic here is complex must account for every possibly combination of instructions and data.