
Part 0xA

CHAPTER 3

Architecture and Organization




Alan Clements


These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.

CENGAGE Learning

Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>






Decoding the ARM Instruction STRPL r4,[r2,-r6,LSL#2]!

Field Name	Value	Action	Interpretation
Condition	0101	PL	Execute on positive
OP-code	01		Defines load/store instruction
#	1	Operand 2 format	Operand is a shifted register
Р	1	Pre/post adjust	Adjust pointer before using
U	0	Pointer direction	Decrement pointer
В	0	Byte/word	This is a word access
W	1	Pointer write back	Update pointer after use
L	0	Load/store	Store data in memory
r _{base}	0010	Base register	r2 is the base (pointer) register
r _{transfer}	0100	Source/destination	r4 is the source in this store instruction
Shift length	00010	Shift length	Shift the register 2 places
Shift type	00	Logical shift left	Logical shift left the offset in r6
Op-code	0		
Shift register	0110	Specified register to be shifted	r6 is shifted twice


Operand 2



Decoding the ARM InstructionLDR r1, [r2],r3,ASR#4


Field Name	Value	Action	Interpretation
Condition	1110	AL	Always (default)
OP-code	01		Defines load/store instruction
#	1	Operand 2 format	Operand is a shifted register
Р	0	Pre/post adjust	Adjust pointer after using
U	1	Pointer direction	Increment pointer
В	0	Byte/word	This is a word access
W	0	Pointer write back	As P=0, W is redundant and always=0
L	1	Load/store	Load data from memory
r _{base}	0010	Base register	r2 is the base (pointer)register
r _{transfer}	0001	Source/destination	r1 is the destination in this loadinstruction
Shift length	00100	Shift length	Shift the register 4 places
Shift type	10	Arithmetic shift right	Arithmetic shift right the offset in r3
Op-code	0		
Shift register	0011	Specified register to be shifted	r3 is shifted four times

Operand 2



Decoding the ARM Instruction **STRGT r1,[r2,#-0xFFF]**

		-	
Field Name	Value	Action	Interpretation
Condition	1100	GT	Execute on greater than
OP-code	01		Defines load/store instruction
#	0	Operand 2 format	Operand is immediate
Р	1	Pre/post adjust	Adjust pointer before using
U	0	Pointer direction	Decrement pointer
В	0	Byte/word	This is a word access
W	0	Pointer write back	Update pointer before use
L	0	Load/store	Store data in memory
r _{base}	0010	Base register	r2 is the base (pointer) register
r _{transfer}	0001	Source/destination	r1 is the source in this store instruction
Immediate	111111111111	Shift length	Offset value = 0xFFF
offset			



Decoding the ARM Instruction LDREQ r3,[r6],#-0xFFF

		<u> </u>	
Field Name	Value	Action	Interpretation
Condition	0000	EQ	Execute on equal
OP-code	01		Defines load/store instruction
#	0	Operand 2 format	Operand is immediate
Р	0	Pre/post adjust	Adjust pointer after using
U	0	Pointer direction	Decrement pointer
В	0	Byte/word	This is a word access
W	0	Pointer write back	Update pointer before use
L	1	Load/store	Load data from memory
r _{base}	0110	Base register	r6 is the base (pointer) register
r _{transfer}	0011	Source/destination	r3 is the destination in this load instruction
Immediate	111111111111	Shift length	Offset value = 0xFFF
offset			

Encode the following ARM instructions.

LDR R1, [R2] 4-byte address of R1

LDR R1, [R2], #0 add 0 to the address of R2.

(LDR R1, [R2, #0] add 0 to the value of R2.

LDR R1, [R2, #0]! add 0 to the value of R2, and we it as a pointer.

STR R1, [R2]

STR R1, [R2], #0

STR R1, [R2, #0]!

- ☐ Is there any *effective* difference between the 4 LDR instructions?
- ☐ Is there any *effective* difference between the 4 LDR instructions?

```
AREA various STR and LDR instructions, code, READONLY
     ENTRY
     ADR r2, X
     LDR R1, [R2]
     LDR R1, [R2],#0
     LDR R1, [R2, #0]
     LDR R1, [R2, #0]!
     ADR r2, Y
     STR R1, [R2]
     STR R1, [R2], #0
     STR R1, [R2,#0]
     STR R1, [R2, #0]!
loop B loop
X DCD 0x12345678
     DCD 0x87654321
Υ
     END
```

