
Part 5

CHAPTER 2

Computer
Arithmetic and
Digital Logic



Alan Clements

1

These slides are provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside the class.

All downloaded copies of the slides are for personal use only.

Students must destroy these copies within 30 days after receiving the course's final assessment.



Comparing AND and OR Gates

TABLE 2.10

Truth Table for AND and OR Gates with Both Constant and Variable Inputs

	AND -> 1 if all mput = 1		$OR \rightarrow 0$ if all input=0
Constant	Variable	Constant	Variable
$0 \cdot 0 = 0$	$\mathbf{A} \cdot 0 = 0$	0 + 0 = 0	$\mathbf{A} + 0 = \mathbf{A} \qquad \mathbf{g}$
$0 \cdot 1 = 0$	$\mathbf{A} \cdot 1 = \mathbf{A}$	0 + 1 = 1	A + 1 = 1
$1 \cdot 0 = 0$	$\mathbf{A} \cdot \mathbf{\bar{A}} = 0$	1 + 0 = 1	$A + 0 = A$ $A + 1 = 1$ $A + \overline{A} = 1$ $A + A = A$
$1 \cdot 1 = 1$	$A \cdot A = A$	1 + 1 = 1	$\mathbf{A} + \mathbf{A} = \mathbf{A}$

Derived Gates NOR, NAND, Exclusive OR

- □ NOR, NAND and XOR are gates that can be derived from basic gates.
 - a **NOR** gate is an **OR** followed by an **inverter**.
 - A NAND gate is an AND followed by and inverter and
 - An XOR gate is an OR gate whose output is true <u>only if</u> an odd number

of its input is true.

This is B not C

Truth Table for the NOR Gate, NAND Gate, and Exclusive OR Gates **TABLE 2.11**

							100				
1	1	0	22	1	1	0	33 5	1	1	0	Cons
1	O	0		1	0	1		1	0	1	painted lagrand
0	1	0		0	1	1		0	1	1	
0	0	1		0	0	1		0	0	0	2014
	B	$C = \overline{A + B}$		Α	В	$C = \overline{A \cdot B}$		A	В	$C = A \oplus B$	

(a) The NOR gate


(b) The NAND gate

(c) The XOR gate


☐ These gates (NOR, NAND, and XOR) are used extensively in digital circuits and have their own symbols.

> There is no bubble here. The book added it incorrectly.

FIGURE 2.19 Three derived gates




(a) NOR gate



(b) NAND gate




(c) Exclusive OR gate




Exclusive OR

- ☐ The **Exclusive OR** function is written as **XOR** or **EOR**.
- \square The **Exclusive OR** is represented by \mathscr{O} (e.g., $C = A \mathscr{O} B$).
- □ A two-input **XOR** gate can be constructed by *two* **inverters**, *two* **AND** gates and *one* **OR** gate, as shown in Figure 2.20. $(F = A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B)$



(c) The XOR gate

FIGURE 2.20 Constructing an XOR circuit from AND, OR, and NOT gates



Three Input Exclusive OR

- □ A three-input **XOR** gate can be constructed with *two* **XOR** gates, each with two-inputs
- $\Box C = A \oplus B = A \cdot \overline{B} + \overline{A} \cdot B$


$$\overline{C} = \overline{(A \cdot \overline{B} + \overline{A} \cdot B)}$$
$$= \overline{A} \cdot \overline{B} + A \cdot B$$

$$\Box A \oplus B \oplus X = C \oplus X = C \cdot \overline{X} + \overline{C} \cdot X$$


$$= (A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{X} + (\overline{A} \cdot \overline{B} + A \cdot B) \cdot X$$

$$= A \cdot \overline{B} \cdot \overline{X} + \overline{A} \cdot B \cdot \overline{X} + \overline{A} \cdot \overline{B} \cdot X + A \cdot B \cdot X$$

3 mays to be say



	Α	В	X	$A \oplus B \oplus X$	A B
A	0	0	0	0	0 0
	0	0	1	1	0 1
	0	1	0	1	1 0
	0	1	1	0	1 1
	1	0	0	1	
	1	0	1	0	
(1	1	0	0	



 $C = A \oplus B$

Inversion Bubbles

- □ By **convention**, the triangle in inverters are often omitted from circuit diagrams and the *bubble notation is used*.
- \square A small bubble is placed at a gate's input to indicate inversion.
- ☐ In the circuit below, the *two* AND gates form the product of (NOT A) AND B and A AND (NOT B), i.e., $\overline{A} \cdot B + A \cdot \overline{B}$
- ☐ This circuit implements **XOR**



(c) Exclusive OR gate

Exclusive OR Gates

A	В	$C = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

(c) The XOR gate

This <u>intersection</u> means not connected lines

This <u>bubble</u> means connected lines

This <u>bubble</u> means inversion

 $\overline{A} \cdot B$

 $A \cdot \overline{B}$

The sum of products truth table is identified by its 1's as output

O/P

0

0


0

Example of a Digital Circuit

- ☐ This is called a *sum of products* circuit.
- ☐ The output is the OR of AND terms
- Lines that cross each other *without* a black dot at their intersection are

 $ar{A}ar{B}$

Ā



above function equals 1 value of the entire function will be

 \mathbf{B}

0

0

0 0


85


This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka.

The product of sums truth table is identified by its 0's as output

Example of a Digital Circuit

- ☐ This is called a *product of sums* circuit.
- ☐ The output is the AND of OR terms





	l	1	1		
7	V	7	7	7	OR (sum) terms
				Ē Ē	$\overline{C} + \overline{D}$
,		\prod	$\frac{1}{1}$	<u>В</u> <u>Ā</u> С	$\overline{A}+B+C$ Product of sums
			•	D C B A	A+B+C+D
	•		+	B Ā	$\overline{A} + \overline{B}$

When any term of the above function equals 0 the value of the entire function will be 0.

Boolean Algebra Follows Normal Algebraic Laws

$$\square X + Y = Y + X$$

(Commutative law)

$$\square X \cdot Y = Y \cdot X$$

(Commutative law)

$$\square X + (Y + Z) = (X + Y) + Z$$

(Associative law)

$$\square X \cdot (Y \cdot Z) = (X \cdot Y) \cdot Z$$

(Associative law)

$$\square X + Y \cdot Z = (X + Y) \cdot (X + Z)$$

(Distributive law)

$$\square X \cdot (Y + Z) = X \cdot Y + X \cdot Z$$

(Distributive law)

$$\square \ \overline{X+Y} = \ \overline{X} \cdot \overline{Y}$$

(De Morgan's law)

$$\square \ \overline{X.Y} = \ \overline{X} + \overline{Y}$$

(De Morgan's law)


$$\square X + \overline{X}.Y = X + Y$$

More Example of a Digital Circuit

- ☐ Figure 2.21 describes a circuit with
 - o four gates, labeled G1, G2, G3 and G4.
 - o three inputs A, B, and X, and
 - o an output C.
 - o It also has three intermediate logical values labeled P, Q, and R.
- ☐ We can treat a gate as a *processor* that operates on its inputs according to its logical function;
 - \circ For example, the inputs to gate **G3** are P and X, and its output is P · X.
 - o Because P = A + B, the output of **G3** is $(A + B) \cdot X$.
 - Similarly, the output of gate **G4** is R + Q,
 - o Because $R = (A + B) \cdot X$ and $Q = A \cdot B$, the output of gate **G4** is $(A + B) \cdot X + A \cdot B$.

FIGURE 2.21

A circuit with four gates




More Example of a Digital Circuit

- □ Table 2.12 gives the truth table for Figure 2.21.
- □ Note that the *output corresponds to the carry out of a 3-bit adder*.

	Inputs		Ir	Output		
X	Α	В	P = A + B	$Q = A \cdot B$	$R = (A + B) \cdot X$	C = Q + R
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	1	0	0	0
0	1	1	1	1	0	1
1	0	0	0	0	0	0
1	0	1	1	0	1	1
1	1	0	1	0	1	1
1	1	1	1	1	1	1

FIGURE 2.21 A circuit with four gates



The Half-Adder and Full-Adder

- Table 2.13 gives the truth table of a *half-adder* that adds bit A to bit B to get a sum and a carry

 A single-bit full-adder is a logical circuit that performs an addition operation on three one-bit binary digits
- ☐ Figure 2.22 shows the possible structure of a two-bit adder.
 - o The carry bit is generated by **AND**ing the two inputs.


TABLE 2.13

Truth Table of a Half Adder

0 0 0		
	0	A 100 animon London
0 1 1	0	10000
1 0 1	0	100
1 1 0	1	0

FIGURE 2.22

The two-bit adder (the half adder)



- ☐ Figure 2.3 gives the possible circuit of a *one-bit full-adder*.
 - o Consists of *two half-adder* and a *one OR* gate

Sum =
$$(A \oplus B) \oplus C_{in}$$


= $(A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{C_{in}} + \overline{(A \cdot \overline{B} + \overline{A} \cdot B)} \cdot C_{in}$

$$C_{\text{out}} = A \cdot B + (A \oplus B) \cdot C_{in}$$

A	В	$ m C_{in}$	Sum	$\mathbf{C_{out}}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FIGURE 2.23

The full adder



This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

☐ Figure 2.3 gives an alternative circuit of a *one-bit full-adder*.

Sum =
$$(A \oplus B) \oplus C_{in}$$


= $(A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{C_{in}} + \overline{(A \cdot \overline{B} + \overline{A} \cdot B)} \cdot C_{in}$

$$C_{\text{out}} = C_{in} \cdot A + A \cdot B + C_{in} \cdot B$$

A	В	$ m C_{in}$	Sum	$\mathbf{C_{out}}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FIGURE 2.24

Alternative full adder circuit



Sum =
$$(A \oplus B) \oplus C$$

= $(A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{C} + \overline{(A \cdot \overline{B} + \overline{A} \cdot B)} \cdot C$
Using De Morgan's law: $\overline{X + Y} = \overline{X} \cdot \overline{Y}$
= $(A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{C} + (\overline{(A \cdot \overline{B})} \cdot (\overline{A} \cdot B)) \cdot C$
Using De Morgan's law: $\overline{X \cdot Y} = \overline{X} + \overline{Y}$
= $(A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{C} + (\overline{(A + \overline{B})} \cdot (\overline{A} + \overline{B})) \cdot C$
Using property $\overline{A} = A$
= $(A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{C} + (\overline{(A + B)} \cdot (A + \overline{B})) \cdot C$
Using Distributive law: $X \cdot (Y + Z) = X \cdot Y + X \cdot Z$
= $(A \cdot \overline{B} + \overline{A} \cdot B) \cdot \overline{C} + (\overline{(A + B)} \cdot A + \overline{(A + B)} \cdot B)) \cdot C$
Using Commutative law: $X \cdot (Y + Z) = X \cdot Y + X \cdot Z$
= $(\overline{C} \cdot A \cdot \overline{B} + \overline{A} \cdot B) + (A \cdot \overline{(A + B)} + \overline{B} \cdot \overline{(A + B)}) \cdot C$
Using Distributive law: $X \cdot (Y + Z) = X \cdot Y + X \cdot Z$
= $(\overline{C} \cdot A \cdot \overline{B} + \overline{C} \cdot \overline{A} \cdot B) + ((0 + A \cdot B) + (\overline{B} \cdot \overline{A} + \overline{B} \cdot B)) \cdot C$
Using property $\overline{X} \cdot X = 0$
= $(\overline{C} \cdot A \cdot \overline{B} + \overline{C} \cdot \overline{A} \cdot B) + ((0 + A \cdot B) + (\overline{B} \cdot \overline{A} + 0)) \cdot C$
Using inversion property: $X + 0 = X$
= $(\overline{C} \cdot A \cdot \overline{B} + \overline{C} \cdot \overline{A} \cdot B) + (A \cdot B + \overline{B} \cdot \overline{A}) \cdot C$
Using Commutative law: $X \cdot Y = Y \cdot X$
= $(\overline{C} \cdot A \cdot \overline{B} + \overline{C} \cdot \overline{A} \cdot B) + C \cdot (A \cdot B + \overline{B} \cdot \overline{A})$
Using Distributive law: $X \cdot (Y + Z) = X \cdot Y + X \cdot Z$
= $\overline{C} \cdot A \cdot \overline{B} + \overline{C} \cdot \overline{A} \cdot B + C \cdot A \cdot B + C \cdot \overline{B} \cdot \overline{A}$
Using Commutative law: $X \cdot Y = Y \cdot X$
= $A \cdot \overline{B} \cdot \overline{C} + \overline{A} \cdot B \cdot \overline{C} + A \cdot B \cdot C + \overline{A} \cdot \overline{B} \cdot C$

A	В	C	Sum
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

do not need to know derivation in this course (>> 2209.

$$C_{out} = (A + B) \cdot C + A \cdot B$$
 $C_{out} = C \cdot A + A \cdot B + C \cdot B$

$$C_{\text{out}} = A .B + (A \oplus B).C$$

 $C_{\text{out}} = A .B + (A.\overline{B} + \overline{A}.B).C$

Using Distributive law

$$C_{\text{out}} = A.B + A.\overline{B}.C + \overline{A}.B.C$$

Using Distributive law

$$C_{\text{out}} = A.(B + \overline{B}.C) + \overline{A}.B.C$$

Using
$$X + \overline{X} \cdot Y = X + Y$$

$$C_{\text{out}} = A \cdot (B + C) + \overline{A} \cdot B \cdot C$$

Using Distributive law

$$C_{\text{out}} = A.B + A.C + \overline{A}.B.C$$

Using Distributive law

$$C_{\text{out}} = A.B + (A + \overline{A}.B).C$$

Using
$$X + \overline{X} \cdot Y = X + Y$$

$$C_{\text{out}} = A.B + (A+B).C$$

Using Distributive law

$$C_{\text{out}} = A.B + A.C + B.C$$

Using Commutative law

$$C_{out} = C \cdot A + A \cdot B + C \cdot B$$

Using Commutative law:

$$C_{out} = A \cdot C + B \cdot C + A \cdot B$$

Using Distributive law

$$C_{\text{out}} = (A + B) \cdot C + A \cdot B$$

From	Figure	2.21
From	Figure	2.24

From Figure 2.23

0 0 0	
0 0 1 0	
0 1 0 0	
0 1 1 1	
1 0 0 0	
1 0 1 1	
1 1 0 1	
1 1 1 1 1	


prove 2 expremiss
One equivalent
NOT part of this Course.

As in Figure 2.24

As in Figure 2.21

Full-Adder

- \square We need m full-adder circuits to add two m-bit words in parallel as Figure 2.25 demonstrates.
- The m_i full-adder adds bit a_i to bit b_i , together with a carry-in from the stage on its right, to produce a sum_i and a carry-out to the stage on its left.




This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

96

Full-Adder

- ☐ This circuit is called a parallel-adder because all the bits of the two words to be added are presented to it at the same time.
- The circuit is <u>not truly</u> parallel because bit s_i cannot be correctly produced until the *carry-in*_i bit has been calculated by the *previous* stage.
- ☐ This is a *ripple through* adder because addition is not complete until the carry bit has *rippled* through the circuit.
- ☐ *True parallel-adders* use high-speed *look-ahead carry* circuits to produce all carry bits at once, hence speeding up the addition operation.




This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

Programmable Inverter


a	X	a ⊕ X
0	0	0
0	1	1
1	0	1
1	1	0

FIGURE 2.26

The programmable inverter



Full-Adder/Subtractor




The Decoder

- ☐ Figure 2.29 has *three* inputs A, B, and C, and *eight* outputs Y0 to Y7.
- ☐ The *three* inverters generate the complements of the inputs A, B, and C.
- □ Each of the *eight AND* gates is connected to *three* of the six lines .
 - o each of the *three* variables appear in either its true or complemented form.

FIGURE 2.28

Application of a decoder



A *decoder* is combinational logic circuit that converts binary information from the n-bits coded input to a maximum of 2ⁿ unique outputs.

99

This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka.

The Decoder

TABLE 2.15 The Decoder

Inputs Outputs Yo C Y, Y, YA Ys Y Y7 1 0

FIGURE 2.28 Application of a decoder
Instruction register

Op-code

С В Decoded instruction Y₀ Add Y₁ Subtract Y₂ Load → Y₃ Store Y₄ Branch on zero → Y₅ Branch on not zero Y₆ Branch unconditionally \(\bar{\bar{\gamma}} \) → Y₇ Stop


A *decoder* is combinational logic circuit that converts binary information from the n-bits coded input to a maximum of 2ⁿ unique outputs.

100


This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka.

The Multiplexer

- \Box When C = 0, the output is A
- controler selects one to purs.
- \Box When C = 1, the output is B
- 1 A D
- □ C works as a selector to select either A or B to go







© Cengage Learning 2014

A *multiplexer* is combinational logic circuit that has up to 2ⁿ binary input lines and n select lines, where the n select-lines are used to forward one of the input values to the output line.

The Multiplexer

- When C = 0, the output is A
- When C = 1, the output is B
- C works as a selector to select either A or B to go





FIGURE 2.29





A *multiplexer* is combinational logic circuit that has up to 2ⁿ binary input lines and n select lines, where the n select-lines are used to forward one of the input values to the output line.

Truth table

Trutti table								
C	Α	В	P	Q	R	S		
0	0	0	1	1	1	0		
0	0	1	1	1	1	0		
0	1	0	1	0	1	1		
0	1	1	1	0	1	1	4	
1	0	0	0	1	1	0	1g 201	
1	0	1	0	1	0	1	earnir	
1	1	0	0	1	1	0	age L	
1	1	1	0	1	0	1	© Cengage Learning 2014	
							9	

The Multiplexer






A multiplexer is combinational logic circuit that has up to 2ⁿ binary input lines and n select lines, where the n select-lines are used to forward one of the input values to the output line.

One Bit of an ALU

- ☐ This diagram describes one-bit of a primitive ALU that can perform five operations on bits A and B (XOR, AND, OR, NOT A and NOT B).
- ☐ The function to be performed is determined by the *three-bit control* signal F2,F1,F0.
- ☐ The five functions are generated by the five gates on the left.
- ☐ On the right, five AND gates are used to gate the selected function to an OR gate to produce the output.



This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

