
Part 4

CHAPTER 3

Architecture and Organization



Alan Clements

1

These slides are being provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides are for personal use only.
Students must destroy these copies within 30 days after receipt of final course evaluations.



Computer Organization and Architecture: Themes and Variations, 1st Edition MOV 本的就是一手326次到

Clements

Pseudo instructions 移气. 中O×12345678 这个数

多本副长度为32.总比组化

- A pseudo instruction is an operation that the programmer can use when writing code.
 - The actual instruction <u>does not</u> have a <u>direct</u> machine language equivalent.
 - For example, you <u>can't</u> write MOV r0,#0x12345678 to load register r0 with the 32-bit value 0x12345678 because the instruction is only 32 bits long in total.
 - Instead, you can use LDR ro, = 0x12345678 pseudo instruction my Letween register Yes, it is = not(#) | It is NOT MOV r0, = 0x12345678
 - the assembler will generate suitable code to carry out the same action.
 - store the constant 12345678₁₆ in a so-called *literal pool* or constant pool somewhere in memory after the program
 - generates suitable code to load the stored constant 12345678₁₆ to r0

立即数:档个后的数据 汇编:MOVAL 04~主部数值. *123: 0x 3004.

LDR ro, Ox12345678:特地随对这 值存2 ro.

LDR vo, =0x12345678:1为档至.档は 今地址本学存みてひ.

高学节0×130 低学节0×04. (操作码) (是的数值)

MOV总能在客存器间影功数据。 或特立即数约为案存器。

LDR 伪档全类似MOU. 但MOU限制之即数长度只能为图图
(2个数字), LD是份指至天服剂.(但是事件允许情况下应被优先.
LATE SMOV
LDR R2, = 0xff0 LDR R2, =0x12
SLOR R2, = 0×FF0 LOR R2, =0×12 MOV R2, HOXPFO

Pseudo instructions

LADR本家配的的特金.

- □ Another *pseudo instruction* is ADR **r0**, label, which loads the <u>32-bit address</u> of the line 'label' into register r0, using the appropriate code generated by the assembler.
- ☐ The following fragment demonstrates the use of the ADR pseudo instruction.

This LDR instruction here is **NOT** a pseudo instruction

ADR r1, MyArray; set up r1 to point to MyArray


; loads register r1 with the <u>32-bit address</u> of MyArray

But as a student, you need to know it!! ___

LDR **r3**,[r1] ;read an element using the pointer


MyArray DCD 0x12345678; the address of this data will be loaded to r1

- ☐ The programmer does not have to know how the assembler generates suitable code to implement such *pseudo instructions*
- ☐ All this is done automatically.
- ☐ This can be realized by utilizing the *program counter relative addressing*



Program Counter Relative Addressing

- □ Register *indirect relative addressing allows* us to
 - o specify the location of an operand with respect to a register value.
- □ LDR r0, [r1] specifies that the operand address is in r1
- □ LDR **r0**, [r1, #16] specifies that the operand is 16 bytes onward from r1.
- Suppose that we use r15, i.e., the PC, to generate an address by writing LDR $\mathbf{r0}$, [PC, #16].
 - o The operand is 16 bytes onward from the PC
 - \circ i.e., 8 + 16 = 24 bytes from the current instruction.
 - The ARM's PC in most of the cases is 8 bytes from the current instruction to be executed, due to pipelining (automatically fetches the next instruction before the current one has been executed).
- ☐ If the program and its data are relocated elsewhere in memory, the *relative offset* does not change.



=> ADR utilize ADD/SUB.