
Part 0x7

CHAPTER 3

Architecture and Organization



Alan Clements

These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.



Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>


Instruction Encoding An Insight into the ARM's Architecture

- ☐ The branch instruction (Figure 3.41) has
 - an 8-bit op-code
 - a 24-bit <u>signed</u> program-counter relative <u>offset</u> (<u>word</u> address offset).
- ☐ Converting the 24-bit <u>word</u> offset to real <u>byte</u> address:
 - shift left twice the 24-bit <u>word</u> offset to convert the <u>word-offset</u> address to a byte-offset address, Do not forget the pipelining effect
 - **sign-extended** to 32 bits,
 - added it to the current value of the program counter • (the result is in the range $PC \pm 32$ MBytes).


Basically, it is the number of instructions away from the current location (after considering the pipelining effect.



Encoding ARM's branch and branch-with-link instructions



Instruction Encoding



This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Execute on condition

Not equal (i.e., not zero)

Unsigned higher or same

Unsigned lower or same

Equal (i.e., zero)

Unsigned lower

Positive or zero

Unsigned higher

Greater or equal

Negative

Overflow

Less than

Greater than

Less than or equal

Always (default)

Never (reserved)

No overflow

ARM's Conditional Execution and Branch Control Mnemonics

Branch on Flag Status

Zset

Cset

N set

V set

Z clear

C clear

N clear

V clear

C set and Z clear

N set and V set, or

N set and V clear, or

N clear and V set

N clear and V set

N clear and V clear

Z clear, and either N set and

Z set, or N set and V clear, or

V set, or N clear and V clear

C clear or Z set

Instruction Decoding

Machine Language Instruction: **0x1AFFFFFD**

1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	
0	0	0	1	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	

(Not BL) Condition = 0001 (BNE)

Word offset= 0xFFFFFD

Target BNE Target

PC location

PC location + pipelining

instructions

Branch

backward

FIGURE 3.41

Encoding ARM's branch and branch-with-link instructions

Condition 1 0 1

branch with link instruction.

28 27 26 25 24 23

TABLE 3.2

Encoding

0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

1011

1101

1110

1111

Mnemonic

EO

NE

CS

CC

MI

PL

VS

VC

HI

LS

GE

LT

GT

LE

AL


NV

The 24-bit word offset is shifted left twice to create a 26-bit byte offset.

24-bit signed word offset

if the offset is positive, then from

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakkal



ARM's Flow Control Instructions (Conditional Execution)


- ☐ One of ARM's most unusual features is that each instruction can be conditionally executed
 - o associating an instruction with a logical condition.
 - If the stated condition is true, the instruction is executed.
 - Otherwise it is bypassed (*squashed*).
- □ Assembly language programmers indicate the conditional execution mode by appending the appropriate condition to a mnemonic (*mnemonic* is a text abbreviation for an operation code).
- \Box for example,

```
ADDEQ r1, r2, r3; IF Z = 1 THEN [r1] < - [r2] + [r3] ADDSEQ.
```

2 2 1 Ship this instruction.

specifies that the addition is performed only if the Z-bit is set because a previous result was zero.

FIGURE 3.26 Encoding the ARM's data processing instructions



93

ARM's Flow Control Instructions (Conditional Execution)

- ☐ There is nothing to stop you combining conditional execution and shifting because the branch and shift fields of an instruction are independent.
- ☐ You can write

```
ADDCC r1, r2, r3, LSL r4; ; IF C=0 THEN [r1] <-[r2] + [r3] ×2[r4] when carry is clear.
```

FIGURE 3.26 Encoding the ARM's data processing instructions

31 28	27	26	25	24 21	20	19 16	15 12	11 0
Condition	0	0	#	Op-Code	s	r _{source1}	r _{destination}	Operand 2

ARM's Flow Control Instructions (Conditional Execution)

- □ ARM's conditional execution mode makes it easy to implement conditional operations in a high-level language.
- □ Consider the following fragment of C code. if (P == Q) X = P - Y;
- ☐ If we assume that r1 contains P,
 r2 contains Q,
 r3 contains X, and
 r4 contains Y, then we can write

```
CMP r1, r2 ; compare P == Q ; if (P == Q) then r3 = r1 - r4 ; if (P == Q) then r3 = r1 - r4
```

- □ Notice how simple this operation is implemented without using a branch instruction
 - o In this case the subtraction is squashed if the comparison is false

96

ARM's Flow Control Instructions (Conditional Execution)

□ Now consider a more complicated example of a C construct with a compound predicate:

```
if ((a == b) && (c == d)) e++;
```

☐ We can write

```
CMP r0,r1 ; compare a == b

CMPEQ r2,r3 ; if a == b then test c == d

ADDEQ \mathbf{r4},r4,#1 ; if a == b AND c == d THEN increment e
```

- ☐ The first line, CMP r0, r1, compares a and b.
- The next line, CMPEQ r2, r3, executes a conditional comparison only if the result of the first line was true (i.e., a == b). (short circuit)
- The third line, ADDEQ $\mathbf{r4}$, r4, #1, is executed only if the previous line was true (i.e., c == d) to implement the e++.

ARM's Flow Control Instructions (Conditional Execution)

- ☐ You can also handle some testing with multiple conditions.
- ☐ Consider: if (a == b) e = e + 4;

We can use conditional execution to implement this as

```
CMP = r0, r1
                                              ;compare a == b
if (a < b) e = e + 7; ADDEQ r4, r4, #4 ; if a = b then e = e + 4
                 ADDLT r4, r4, #7; if a < b then e = e + 7
                 ADDGT r4, r4, #12; if a > b then e = e + 12
```

☐ Without the conditional execution, we can implement it as follow:

```
CMP r0, r1
                  ;compare a == b
        BNE NotEqual
Equal
        ADD r4, r4, #4
                         ; if a == b then e = e + 4
        B AfterAll
NotEqual BLT LessThan
                         ; if a > b then e = e + 12
        ADD r4, r4, #12
        B AfterAll
                         ; if a < b then e = e + 7
LessThan ADD r4, r4, #7
AfterAll ...
```

97

11 = rotate right

Instruction Encoding

ARM Instruction: ADDAL. ADD **r0**, r1, r2 Condition = 1110 (always - unconditional) Op-Code = 0100 (i.e., ADD) ARM's Conditional Execution and Branch Control Mnemonics Encoding Branch on Flag Status **Execute on condition** Mnemonic $S = 0 \pmod{ADDS}$ 0000 EO Z set Equal (i.e., zero) NE Z clear r_{destination} = 0000 (destination operand) 0001 Not equal (i.e., not zero) 0010 CS C set Unsigned higher or same 0011 CC C clear Unsigned lower $r_{\text{source}1} = 0001 \text{ (first operand)}$ 0100 MI N set Negative 0101 PL. N clear Positive or zero # = 0 (second operand not a constant) 0110 VS V set Overflow 0111 VC V clear No overflow HI 1000 C set and Z clear Unsigned higher Operand 2 (bit number 4 = 0) 1001 LS C clear or Z set Unsigned lower or same 1010 GE N set and V set, or Greater or equal $r_{\text{source2}} = 0010$ N clear and V clear 1011 LT N set and V clear, or Less than shift type = 00 (logical left)N clear and V set 1100 GT Z clear, and either N set and Greater than shift length = 00000V set, or N clear and V clear 1101 LE Z set, or N set and V clear, or Less than or equal N clear and V set 1110 AL Always (default) NV 0 0 1111 0 0 0 0 0 Never (reserved) **FIGURE 3.26** Encoding the ARM's data processing instructions 28 27 26 21 20 19 16 15 Condition 0 0 Op-Code S Operand 2 r_{source1} r_{destination} 0000 = AND7 6 5 4 3 0001 = EOR0010 = SUBImmediate shift Shift length | Shift type | 0 | r_{source2} 0011 = RSBi.e., static shift 0100 = ADD0101 = ADC 8 7 6 5 4 3 0110 = SBC0111 = RSCShift specified by register r_{Shift length} 0 Shift type 1 r_{source2} Shift type 1000 = TST i.e., dynamic shift 1001 = TEQ00 = logical left 1010 = CMP 8 7 01 = logical right 1011 = CMN 1100 = ORR Literal operand 10 = arithmetic right Alignment 8-bit immediate value

1101 = MOV

1110 = BIC1111 = MVN

Instruction Encoding

ARM Instruction:


ADD

r0, r1, r2, LSR r3

Condition = 1110 (always - unconditional)


Op-Code = 0100 (i.e., ADD)	TABLE 3.	ARM's	Conditional Execution and Branch C	ontrol Mnemonics
C = O (not ADDC)	Encoding	Mnemonic	Branch on Flag Status	Execute on condition
$S = 0 \pmod{ADDS}$	0000	EQ	Z set	Equal (i.e., zero)
= 0.000 (doctination on one)	0001	NE	Z clear	Not equal (i.e., not zero)
$r_{destination} = 0000 $ (destination operand)	0010	CS	C set	Unsigned higher or same
-0.01 ($^{\circ}$	0011	CC	C clear	Unsigned lower
$r_{source1} = 0001 $ (first operand)	0100	MI	N set	Negative
	0101	PL	N clear	Positive or zero
# = 0 (second operand not a constant)	0110	VS	V set	Overflow
" o (Second of Creation 1100 of College 110)	0111	VC	V clear	No overflow
Operand 2 (bit number $4 = 0$)	1000	HI	C set and Z clear	Unsigned higher
operana z (bre namber 1 0)	1001	LS	C clear or Z set	Unsigned lower or same
$r_{\text{source2}} = 0010$	1010	GE	N set and V set, or N clear and V clear	Greater or equal
shift type = 01 (logical right)	1011	LT	N set and V clear, or N clear and V set	Less than
STILL CYPC OF (TOSTCALTISTIO)	1100	GT	Z clear, and either N set and	Greater than
shift length = r3 = 0011			V set, or N clear and V clear	
SITTLE TELIGET - IS - OUT	1101	LE	Z set, or N set and V clear, or	Less than or equal
3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1			N clear and V set	
0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0	1110	AL		Always (default)
1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 1 1 0 0 1 0	1111	NV		Never (reserved)

0xE0810332



Instruction Decoding

Machine Language Instruction: 0x004A0182




This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

11 = rotate right

Instruction Decoding

Machine Language Instruction: 0x004A0152



SUBEQ **r0**, r10, r2, ASR r131 28 27 26 25 24 21 20 19 16 15 12 11 Condition 0 0 Op-Code S Operand 2 r_{source1} r_{destination} 0000 = AND11 7 6 5 4 3 0001 = EOR0010 = SUBImmediate shift Shift length | Shift type | 0 | r_{source2} 0011 = RSBi.e., static shift 0100 = ADD0101 = ADC8 7 6 5 4 3 0110 = SBC0111 = RSCShift specified by register r_{Shift_length} 0 | Shift type 1 | r_{source2} | Shift type 1000 = TSTi.e., dynamic shift 1001 = TEQ 00 = logical left 1010 = CMP01 = logical right 1011 = CMN1100 = ORRLiteral operand 10 = arithmetic right Alignment 8-bit immediate value

1101 = MOV

1110 = BIC

FIGURE 3.26

Instruction Encoding

ARM Instruction: CMPGT r3, r5 Data processing instruction.

Condition = 1100 (GT)Op-Code = 1010 (i.e., CMP)

S = 1 (update flags) <

 $r_{destination} = 0000$ (must be zeros) $r_{\text{source}1} = 0011 \text{ (first operand)}$

= 0 (second operand not a constant)

Operand 2 (bit number 4 = 0)

 $r_{\text{source2}} = 0101$

shift type = 00 (logical left)

shift length = 00000

0 0 0 0 0 0 0 0 0 0

TABLE 3.2 ARM's Conditional Execution and Branch Control Mnemonics

Encoding	Mnemonic	Branch on Flag Status	Execute on condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)

0xC1530005

In all test-and-compare instructions, i.e., TST, TEQ, CMP, and CMN, the destination register field MUST BE encoded as ûûûû

21 20 19 16 15 Condition Op-Code S Operand 2 r_{source1} r_{destination} 0000 = AND7 6 5 4 3 0001 = EOR0010 = SUBImmediate shift Shift length | Shift type | 0 | r_{source2} 0011 = RSBi.e., static shift 0100 = ADD0101 = ADC8 7 6 5 4 3 0110 = SBC0111 = RSCShift specified by register r_{Shift length} 0 Shift type 1 r_{source2} Shift type i.e., dynamic shift 1010 = CMP1011 = CMN1100 = ORR Literal operand Alignment | 8-bit immediate value 1101 = MOV 1110 = BIC 1111 A MVN

Encoding the ARM's data processing instructions

00 = logical left 01 = logical right

10 = arithmetic right 11 = rotate right

used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

01 = logical right

11 = rotate right

Alignment | 8-bit immediate value

10 = arithmetic right

Instruction Encoding

ARM Instruction: MOV PC, LR Condition = 1110 (always - unconditional) Op-Code = 1101 (i.e., \overrightarrow{MOV}) ARM's Conditional Execution and Branch Control Mnemonics Branch on Flag Status Encoding Execute on condition $S = 0 \pmod{MOVS}$ 0000 EO Z set Equal (i.e., zero) NE Z clear 0001 Not equal (i.e., not zero) $r_{destination} = 1111 (PC)$ CS C set Unsigned higher or same 0010 0011 CC C clear Unsigned lower $r_{source1} = 0000 (must be zeros)$ 0100 MI N set Negative 0101 PL. N clear Positive or zero # = 0 (second operand not a constant) 0110 VS V set Overflow 0111 VC V clear No overflow HI 1000 C set and Z clear Unsigned higher Operand 2 (bit number 4 = 0) 1001 LS C clear or Z set Unsigned lower or same 1010 GE N set and V set, or Greater or equal $r_{\text{source2}} = 1110$ N clear and V clear 1011 LT N set and V clear, or Less than shift type = 00 (logical left) N clear and V set 1100 GT Z clear, and either N set and Greater than shift length = 00000 V set, or N clear and V clear 1101 LE Z set, or N set and V clear, or Less than or equal 2 2 **2 2 2 2 1** 1 1 1 **1 1 1 1** 1 1 0 0 **0 0 0 0** 0 0 0 0 5 4 **3 2 1 0** 9 8 7 6 **5 4 3 2** 1 0 9 8 **7 6 5 4** 3 2 1 N clear and V set 1110 AL Always (default) NV 0000000000 1111 Never (reserved) 0 0 0 0 **FIGURE 3.26** Encoding the ARM's data processing instructions 28 27 26 25 21 20 19 16 15 0xE1A0F00E Condition 0 0 Op-Code S r_{source1} Operand 2 r_{destination} 0000 = AND7 6 5 4 3 0001 = EORIn all moving instructions, 0010 = SUB Immediate shift Shift length | Shift type | 0 | r_{source2} 0011 = RSBi.e., static shift i.e., MOV, and MVN, the 0100 = ADD0101 = ADC 8 7 6 5 4 3 0110 = SBCsource, register field 0111 = RSCShift specified by register r_{Shift length} 0 Shift type 1 r_{source2} Shift type 1000 = TSTMUST BE encoded as i.e., dynamic shift 1001 = TEQ 00 = logical left

1111 = MVNThis slide is modified from rginal slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Literal operand

1010 = CMP


1011 = CMN 1100 = ORR

1101 = MOV

1110 = BIC

Instruction Decoding

Machine Language Instruction: **0xE1B01061**



1111 = MVN

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.


Handling Literals


☐ In ARM, *operand 2* can be a literal.

```
ADD \mathbf{r0}, r1, #7 ; adds 7 to r1 and puts the result in r0. MOV \mathbf{r3}, #25 ; moves 25 into r3.
```

- □ What is the range of such literals?
 - Operand 2 is a 12-bits field, i.e., it can encode 4096 different values
 - ARM encodes these 12-bits as a value from 0 to 255 (i.e., 8-bits) to be rotated (aligned) according to the value of the other bits (i.e., 4-bits)
- ☐ Figure 3.28 illustrate the format of ARM's instructions with a literal operand.

FIGURE 3.28 Diagram of ARM's literal operand encoding






Architecture: Themes and Variations, 1st Edition

Clements

You need to know how to decode and encode literals

Handling Literals

Encoded literal	Scale value	#of rotations right =2 × Scale value	# of rotations left =32 - 2 × Scale value	Decoded literal
0000 mnop wxyz	0	0	(32) ₁₀	0000 0000 0000 0000 0000 0000 mnop wxyz
1111 mnop wxyz	(15) ₁₀	(30) 10	2	0000 0000 0000 0000 0000 00mn opwx yz00
1110 mnop wxyz	(14) ₁₀	(28) 10	4	0000 0000 0000 0000 0000 mnop wxyz 0000
1101 mnop wxyz	(13) ₁₀	(26) 10	6	0000 0000 0000 0000 00mn opwx yz00 0000
1100 mnop wxyz	(12) ₁₀	(24) 10	8	0000 0000 0000 0000 mnop wxyz 0000 0000
1011 mnop wxyz	(11) ₁₀	(22) 10	(10) ₁₀	0000 0000 0000 00mn opwx yz00 0000 0000
1010 mnop wxyz	(10) ₁₀	(20) 10	(12) ₁₀	0000 0000 0000 mnop wxyz 0000 0000 0000
1001 mnop wxyz	9	(18) ₁₀	(14) ₁₀	0000 0000 00mn opwx yz00 0000 0000 0000
1000 mnop wxyz	8	(16) ₁₀	(16) ₁₀	0000 0000 mnop wxyz 0000 0000 0000 0000
0111 mnop wxyz	7	(14) ₁₀	(18) ₁₀	0000 00mn opwx yz00 0000 0000 0000 0000
0110 mnop wxyz	6	(12) 10	(20) ₁₀	0000 mnop wxyz 0000 0000 0000 0000 0000
0101 mnop wxyz	5	(10) 10	(22) ₁₀	00mn opwx yz00 0000 0000 0000 0000 0000
0100 mnop wxyz	4	8	(24) ₁₀	mnop wxyz 0000 0000 0000 0000 0000 0000
0011 mnop wxyz	3	6	(26) ₁₀	opwx yz00 0000 0000 0000 0000 0000 00mn
0010 mnop wxyz	2	4	(28) ₁₀	wxyz 0000 0000 0000 0000 0000 0000 mnop
0001 mnop wxyz	1	2	(30) ₁₀	yz00 0000 0000 0000 0000 00mn opwx _{2.}



Handling Literals

If the literal value is 0x128, what is the 0-to-255 value in decimal and the align code in decimal?

Convert the literal into 32-bit binary value. $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$

Identify the 1st one to the left and the 1st one to the right in the 32-bit binary value $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$

If the distance between these two ones is *less than or equal 8, inclusive*, or *more than or equal 24, inclusive*, it means that you will be able to encode the number as a value from 0 to 255 and an align code.

 $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$

If the distance is less than 8, use some of the left and right zeros to get the 0-to-255 value (8 bits in total). Make sure that the number of the other zeros to the left and to the right are even.

 $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$

The 0-to-255 value is **01 0010 10**₂ \rightarrow 74₁₀

The value $01\ 0010\ 10_2$ needs to be rotated to the left 2 times to become 0x128, which is equivalent to 30 times rotation to the right; hence the align code is 15 (see slide 107)

Instruction Encoding

ARM Instruction:

ORRGTS **r1**, r2, #0xAA00

Condition = 1100 (Greater than)

Op-Code = 1100 (i.e., ORR)

S = 1 (ORRGTS)

 $r_{destination} = 0001$ (destination operand)

 $r_{source1} = 0010$ (first operand)

= 1 (second operand is a constant)

Operand 2 (to be 0-255 and a rotation)

8-bit immediate value = 0xAA

rotations left = 8

equivalent to 24 rotations right


Half of the rotations right = 12

i.e., 1100 in binary

TABLE 3.2	ARM's Conditional Execution and Branch Control Mnemonics

	Encoding	Mnemonic	Branch on Flag Status	Execute on condition
	0000	EQ	Z set	Equal (i.e., zero)
	0001	NE	Z clear	Not equal (i.e., not zero)
	0010	CS	C set	Unsigned higher or same
	0011	CC	C clear	Unsigned lower
	0100	MI	N set	Negative
	0101	PL	N clear	Positive or zero
	0110	VS	V set	Overflow
	0111	VC	V clear	No overflow
	1000	HI	C set and Z clear	Unsigned higher
	1001	LS	C clear or Z set	Unsigned lower or same
	1010	GE	N set and V set, or N clear and V clear	Greater or equal
_	1011	LT	N set and V clear, or N clear and V set	Less than
2	1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
	1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
	1110	AL		Always (default)
7	1111	NV		Never (reserved)

0xC3921CAA



Instruction Decoding

Machine Language Instruction: **0x42742F55**

