CPU performance:

CPU performance determined: latency/throughoutput/responding time •ThroughPut: the total amount of work done in a given unit of time

 Clock Frequency/Rate: cycles per second, e.g., 3.0GHz = 3.0*10^9Hz, ClockRate = 1/ClockCycle •Clock Cycles per Instruction: CPU time = #Instruction*CPI*CC or /CR

•Temporal: recently accessed item are likely to be accessed again in the near future(loops, repeated call to same function) . Spatial: Recently accessed items are likely to be in continue ram space(array, sequential operations) . Continually using the same type of instruction is not locality

Caching:


•Hit: find b in the cache at level k •Miss: not find at level k, so the level k cache must fetch b from lower level k+1 •If level k is full then some block must be replaced •Mapping: apply modding (i.e., 7mod4=3) to get position. •Replacement: if it is full in mapping step, use either LeastRecentlyUsed or FirstInFirstOut to overwrite contents. Cold miss; when the block b does not exist at level k. It occurs while data is caching for the first time. • Capacity miss; when active block is larger than the size of cache • Conflict miss: when multiple data from level k+1 map to same position in level k due to mapping policy, it may cause trashing

00	0	1	2	3
		5	6	7
01	4		6	/
01	20	21	22	23
10	24	25	26	27
10				
11	12	13	14	15
11	28	29	30	31

sets, LRU policy, cache: 4,6,26,12,0,2,21,31. • 4=0100 =>index=10. offset=00(cold miss) • 6=0110 =>index=10, offset=10(hit), . 26=11010 =>index=10, offset=10(cold miss) •31=11111 =>index=10, offset=11 (hit) AMAT Calculation:


Example: Main mem access=100ns, 50%instruction require data access, L1miss rate=3.6%, hit time=1.26ns, idealCPI=2.0, L2 miss rate=42%, hit time=21.24ns •AMAT1 =HitTime+(MissRate*Penalty) =1.26+(3.6%*100) =4.86ns •CPIstall1 =CPlideal+AccessRate*MissRate*(MissPenalty/HitTime)

- =2+3 6%*50%*(100/1 26) =3 43 •CPUTime2 =IC*CPIstall*ClockCycle =IC*3.43*1.26 =IC*4.32 •AMAT2
- =L1HitTime+L1MissRate*(L2HitTime+L2MissRate*Penalty)
- =1 26+3 6%*(21 24+42%*100) =3 54ns AvgMemStallCycle2
- =AccessRate*L1MissRate*(L2HitTime+L2MissRate*L2MissPenalty)
- =50%*3.6%*(21.24+42%*100/1.26) =0.98 •CPIstall2 =CPIideal+AMSC =2+0.98 =2.98 •CPUTime2 =IC*CPIstall*CC =IC*2.98*1.26=IC*3.75



•CNF: (a+b)*(c+d)*(e+f) •DNF: ab+cd+ef •Functional Completeness: a sets of functions which can describe every operations. {+, *, not} is functional completeness. {+, not} is bothe complete and minimum.

•1 bit half adder: S = A XOR B C = A AND B •1bit full adder: S = (A XOR B) XOR Cin n-bit full adder: C0in = C1out, connection of 1 bit full adders



2ⁿ options

•D: do nothing, just delay for a cycle •T: if input = 1, toggle current state •SR: S=1 set next state 1, R=1 set next state 0: S=0 and R=0 hold: Cannot have S=1 and R=1 • IK:

Same as SR, but toggle if i=k=1, •Registers are just collection of flip-flops, n-bits => nregisters: ParallalInParallalOut, SerialInParallalOut, SISO, PISO Min. Clock Cycle = Combinational circuit propagation




Outputs

• add \$8, \$9, \$10 = R[8] <- R[9] + R [10] • addi \$8, \$9, 127 = R[8] <- R[9] +127 • lw \$13, 32(\$10) = R[13] <- Mem[R[10] + 32] • sw \$13, 8(\$10) = Mem[R[10] + 8] <- R[13] addui: i stands for immediate values, u stand for unsign(force handling data unsign

	<pre>void swap(int v[int temp; temp = v[k]; v[k] = v[k+1] v[k+1] = tem</pre>	1;	addui \$t0, \$t1, -1 is actually adding the maximum unsigned value due to underflow
	}		*: words and int are 32-
swap:		# \$t1 = k * 4	bits
	add \$t1, \$a0, \$t1	# \$t1 = v+(k*4) # (address of v[k])	Instruction Formats:
	lw \$t0, 0(\$t1)	# \$t0 (temp) = v[k]	•R-type: opcode(6:
	lw \$t2, 4(\$t1)	# \$t2 = v[k+1]	000000), rs(5, first
	sw \$t2, 0(\$t1)	# v[k] = \$t2 (v[k+1])	,, , ,
	sw \$t0, 4(\$t1)	# v[k+1] = \$t0 (temp)	param), rt(5, second
	ir \$ra	# return to calling routine	naram) rd/F

destination), shamt(5, shift amount), funct (6, funct code) •1-type: opcode(6), rs(5, source), rd(5, destination), imm(16, offset/value for arithmetic operations) type: opcode (5, i=000010, ial=000011), address(26, pseudo-direct; [next_PC=(PC&0xF0000000)|(target << 2))], PC-relative jump are bne/beq in I-type) R add \$t0, \$s1, \$s2: 000000 | 1001 | 10010 | 01000 | 00000 | 100000 R sll \$s0, \$t0, 4: 000000|00000|01000|10000|00100|000000 I addi \$t1, \$t0, 10: 001000|01000|01001|0000000000001010




MultiThreading: software, programming model which allows for multiple concurrent threads execution, each with own context(variables, PC, register value, stack), but share address space heap. Multithread does not require multicore. If no multicore, multithreading could be achieved via time-division multiplexing, requiring context switching. With multicore, threading could run simultaneously. multicore: hardware, multiprocessor: hardware

bne \$s1,\$0,loop | sw \$t3,4(\$s1) #-12

nop

Superscalar: multiple instructions within a clock cycle. Multiple ALU in data path running same time.

sw \$t2,8(\$s1) #-8



instr

fetch

unit

busA

busB

32

15 V Rt Rd Imm16

MemWr=0

Data

Memory

32 Ą

: mtoReg=0

Out

1

0

zero ALUctr=ADD

,32

Data I

A-1 = A

ATAZA

A. A &A

De Morgan's la

7 (AB) = 7A+7B

00 0 01 0

01

PS | In | NS |

10

instructions need to use

same hardware at same

A+ 74 = 1 A. 7 A = 0

ALUSrc=0 clk -

nPC sel=+4

Rd Rt

Rw Ra Rb

RegFile

1 0 /

RegWr=1

clk

ReaDst=1

busW

32

A. B = B. A.

A. (B+c) = (A.B) + (A.C)

(AB) / AB => 7 (AB)

Data

00 0010

jump

0/0

1/1

•Multi cycle data path minimum clock ---Single cycle datapath: 800ps clock cycle, pipelined: 200ps clock cycle, uneven time for each stage: ID and WB only 100 ps. Assuming 3 lw instruction above Ideal speedup = time between instructions in single cycle/in pipelined = 800/200 = 4 Actual speedup=time complete in single cycle/in pipelined=(3*800)/(7*200)=1.714 Actual speedup is approaching ideal speedup as the number of instructions increase Classic Performance time = IC*CPI*Clock cycle

600ps 500ps

Time for pipeline = fill time + (IC*clock cycle) => CPI approaching 1 Structural Hazard: two

Instr. IF ID EX MEM WB Total

200 ps

R-type 200ps 100ps 200ps Branch 200ps 100ps 200ps

w \$3, 300(\$0)

sw lw	200ps 200ps	100ps 100ps	200ps 200ps	200ps 200ps	- 100ps	700ps 800ps	the only depenciy; RAR:		
		Toops	Zoops			(Tc= 2	00ps)		
Program execution order (in instru	on Time		200	400	600	800	1000	1200	1400
lw \$1,	100(\$0)	Instructio fetch	n Re	eg ALU	Data		الإناد _	ht inco	rease.
lw \$2.	200(\$0)	200 ns	Instructi	4 B	eg ALI	Dat	la Reg		one

- 100ps

200 ps 200 ps 200 ps 200 ps 200 ps never hazard: WAR: most time not hazard: WAW: out-of-order execution. Forwarding: ALU-ALU, ALU-MEM, MEM-MEM VLIW: •Static

struction fetch

Scheduling •In-order execution •single IF but many EX units •Instruction packed together in issue packet by compiler Static SS: •Static scheduling •in-order execution •many IF units(or one IF fetching multiple instr.) and many EX units •Compiler explicitly schedules each "route" through the datapath. Dynamic SS: dynamic scheduling *out-of-order exec. *singe IF unit but many EX units *IF unit might fetch multiple instr. Per cycle