
Part 0x7

CHAPTER 3

Architecture and Organization



Alan Clements

These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.

Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>



Instruction Encoding An Insight into the ARM's Architecture

- ☐ The branch instruction (Figure 3.41) has
 - an 8-bit op-code
 - a 24-bit <u>signed</u> program-counter relative <u>offset</u> (<u>word</u> address offset).
- □ Converting the 24-bit <u>word</u> offset to real <u>byte</u> address:

branch with link instruction.

- shift left twice the 24-bit *word* offset to convert the *word-offset* address to a **byte-offset** address, Do not forget the pipelining effect
- **sign-extended** to 32 bits,
- added it to the current value of the program counter • (the result is in the range $PC \pm 32$ MBytes).

Basically, it is the number of instructions away from the current location (after considering the pipelining effect.

FIGURE 3.41

Encoding ARM's branch and branch-with-link instructions



to create a 26-bit byte offset.

89

Cengage Learning 2014 d R. El-Sakka

Execute on condition

Not equal (i.e., not zero)

Unsigned higher or same

Equal (i.e., zero)

Unsigned lower

Positive or zero

Unsigned higher

Greater or equal

Unsigned lower or same

Negative

Overflow

Less than

Greater than

Less than or equal

Always (default)

Never (reserved)

No overflow

ARM's Conditional Execution and Branch Control Mnemonics

Branch on Flag Status

Z set

Cset

N set

V set

Z clear

C clear

N clear

V clear

C set and Z clear

N set and V set, or

N set and V clear, or

N clear and V set

N clear and V set

Z clear, and either N set and

Z set, or N set and V clear, or

V set, or N clear and V clear

N clear and V clear

C clear or Z set

Instruction Encoding

TABLE 3.2

Mnemonic

EQ

NE

CS

CC

MI

PL

VS

VC

HI

LS

GE

LT

GT

LE

AL

NV

Encoding

0000

0001

0010

0011

0100

0101

0110

0111

1000

1001

1010

1011

1100

1101

1110

1111

ARM Instruction: : Loop B Loop

Condition = 1110 (always – unconditional)

$$L = 0 \text{ (Not } \mathbf{BL})$$



Branch backward


PC location + pipelining

PC location

2 1111 1111 1111 1111 1111 1110

	_	_					_									_							_	_	_	_	_	0 4	_	_	_	_
I	1	1	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

FIGURE 3.41 Encoding ARM's branch and branch-with-link instructions



instructions

Word-offset = -2

0xeafffffe branch with link instruction.

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Clements

Instruction Decoding

Machine Language Instruction: **0x1AFFFFFD**

_	_	_	_	_	_	_	_	_	_		_			_	_		_		_	_	_	_	_	-	_	_	_	_	_	0 1	_
0	0	0	1	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1

Bits number 25 26 27 = 101

L = 0 (Not BL)Condition = 0001 (BNE)

Word offset= 0xFFFFFD = -3

BNE Target PC location

TABLE 3.2 ARM

ARM's Conditional Execution and Branch Control Mnemonics

Encoding	Mnemonic	Branch on Flag Status	Execute on condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)

PC location + pipelining

instructions

Branch


backward

Target

FIGURE 3.41

instruction


Encoding ARM's branch and branch-with-link instructions



Instruction Encoding An Insight into the ARM's Architecture

☐ Figure 3.26 illustrates the structure of the ARM's <u>data processing</u> instructions and demonstrates how bit 25 is used to control the nature of the second source operand.

to one.




from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

- ☐ One of ARM's most unusual features is that each instruction can be conditionally executed
 - o associating an instruction with a logical condition.
 - If the stated condition is true, the instruction is executed.
 - Otherwise it is bypassed (*squashed*).
- Assembly language programmers indicate the conditional execution mode by appending the appropriate condition to a mnemonic (*mnemonic* is a text abbreviation for an operation code).
- \Box for example,

ADDEQ
$$r1,r2,r3$$
 ; IF Z = 1 THEN [r1] <- [r2] + [r3]

specifies that the addition is performed only if the Z-bit is set because a previous result was zero.

FIGURE 3.26 Encoding the ARM's data processing instructions




93

- ☐ There is nothing to stop you combining conditional execution and shifting because the branch and shift fields of an instruction are independent.
- ☐ You can write

ADD**CC** r1, r2, r3, LSL r4 ; IF C=0 THEN [r1]<-[r2] + [r3] \times 2^[r4]

FIGURE 3.26 Encoding the ARM's data processing instructions



- □ ARM's conditional execution mode makes it easy to implement conditional operations in a high-level language.
- □ Consider the following fragment of C code. if (P == Q) X = P - Y;
- ☐ If we assume that r1 contains P,
 r2 contains Q,
 r3 contains X, and
 r4 contains Y, then we can write

```
CMP r1,r2 ; compare P == Q
SUBEQ r3,r1,r4 ; if (P == Q) then r3 = r1 - r4
```

- □ Notice how simple this operation is implemented without using a branch instruction
 - o In this case the subtraction is squashed if the comparison is false

□ Now consider a more complicated example of a C construct with a compound predicate:

```
if ((a == b) \&\& (c == d)) e++;
```

☐ We can write

```
CMP r0,r1 ; compare a == b

CMPEQ r2,r3 ; if a == b then test c == d

ADDEQ \mathbf{r4},r4,#1 ; if a == b AND c == d THEN increment e
```

- ☐ The first line, CMP r0, r1, compares a and b.
- The next line, CMPEQ r2, r3, executes a conditional comparison only if the result of the first line was true (i.e., a == b). (short circuit)
- The third line, ADDEQ $\mathbf{r4}$, r4, #1, is executed only if the previous line was true (i.e., c == d) to implement the e++.

- ☐ You can also handle some testing with multiple conditions.
- ☐ Consider: if (a == b) e = e + 4; if (a < b) e = e + 7; if (a > b) e = e + 12;

We can use conditional execution to implement this as

```
CMP r0,r1 ;compare a == b

ADDEQ r4,r4,#4 ;if a == b then e = e + 4

ADDLT r4,r4,#7 ;if a < b then e = e + 7

ADDGT r4,r4,#12 ;if a > b then e = e + 12
```

☐ Without the conditional execution, we can implement it as follow:

```
CMP r0,r1 ; compare a == b

BNE NotEqual

Equal ADD r4,r4,#4 ; if a == b then e = e + 4

B AfterAll

NotEqual BLT LessThan

ADD r4,r4,#12 ; if a > b then e = e + 12

B AfterAll

LessThan ADD r4,r4,#7 ; if a < b then e = e + 7

AfterAll ...
```

97

shift type = 00 (logical left)

0 0 0 0

0 0

shift length = 00000

0 0

0 0

Less than

Greater than

Less than or equal

Always (default)

Never (reserved)

Instruction Encoding

ARM Instruction: **r0**, r1, r2 ADD Condition = 1110 (always - unconditional) Op-Code = 0100 (i.e., ADD) ARM's Conditional Execution and Branch Control Mnemonics Encoding Mnemonic **Branch on Flag Status** Execute on condition $S = 0 \pmod{ADDS}$ 0000 EQ Z set Equal (i.e., zero) NE Z clear $r_{destination} = 0000$ (destination operand) 0001 Not equal (i.e., not zero) 0010 CS Cset Unsigned higher or same 0011 CC C clear Unsigned lower r_{source1} = 0001 (first operand) 0100 MI N set Negative 0101 PL N clear Positive or zero # = 0 (second operand not a constant) 0110 VS V set Overflow VC V clear No overflow 0111 HI C set and Z clear Unsigned higher 1000 Operand 2 (bit number 4 = 0) 1001 LS C clear or Z set Unsigned lower or same 1010 GE N set and V set, or Greater or equal $r_{\text{source2}} = 0010$

1011

1100

1101

1110

1111

LT


GT

LE

AL

NV

0xE0810002



N clear and V clear

N set and V clear, or

N clear and V set

N clear and V set

Z clear, and either N set and

Z set, or N set and V clear, or

V set, or N clear and V clear

Instruction Encoding

ARM Instruction: **r0**, r1, r2, LSR r3 ADD Condition = 1110 (always - unconditional) Op-Code = 0100 (i.e., ADD)

 $S = 0 \pmod{ADDS}$

 $r_{destination} = 0000$ (destination operand) $r_{source1} = 0001$ (first operand)

= 0 (second operand not a constant)

Operand 2 (bit number 4 = 0)

 $r_{\text{source2}} = 0010$ shift type = 01 (logical right)


shift length = r3 = 0011

ARM's Conditional Execution and Branch Control Mnemonics

Branch on Flag Status


	Encoding	winemonic	Branch on Flag Status	Execute on condition
	0000	EQ	Z set	Equal (i.e., zero)
	0001	NE	Z clear	Not equal (i.e., not zero)
,)	0010	CS	C set	Unsigned higher or same
	0011	CC	C clear	Unsigned lower
	0100	MI	N set	Negative
	0101	PL	N clear	Positive or zero
	0110	VS	V set	Overflow
	0111	VC	V clear	No overflow
	1000	HI	C set and Z clear	Unsigned higher
	1001	LS	C clear or Z set	Unsigned lower or same
	1010	GE	N set and V set, or N clear and V clear	Greater or equal
	1011	LT	N set and V clear, or N clear and V set	Less than
	1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
0	1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
0	1110	AL		Always (default)
0	1111	NV		Never (reserved)

0xE0810332




Instruction Decoding

Machine Language Instruction: 0x004A0182



SUBEO **r0**, r10, r2, LSL#3



r_{Shift_length} | 0 | Shift type | 1 | r_{source2} | Shift type

Alignment 8-bit immediate value

00 = logical left


01 = logical right

11 = rotate right

10 = arithmetic right

Instruction Decoding

Machine Language Instruction: 0x004A0152



Shift specified by register

Literal operand

i.e., dynamic shift

0111 = RSC

1000 = TST

1001 = TEQ

1010 = CMP

1011 = CMN 1100 = ORR

1101 = MOV

1110 = BIC -

FIGURE 3.26

1111 = MVN

Never (reserved)

00 = logical left

01 = logical right

11 = rotate right

10 = arithmetic right

Instruction Encoding

ARM Instruction: CMPGT r3,r5

Condition = 1100 (GT)

Op-Code = 1010 (i.e., CMP)

s = 1 (update flags)

 $r_{destination} = 0000 (must be zeros)$

 $r_{\text{source}1} = 0011 \text{ (first operand)}$

= 0 (second operand not a constant)

Operand 2 (bit number 4 = 0)

 $r_{\text{source2}} = 0101$

shift type = 00 (logical left)

shift length = 00000

0 0 0 0 0 0 0 0 0 0 1 0 1

Encoding	Mnemonic	Branch on Flag Status	Execute on condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)

ARM's Conditional Execution and Branch Control Mnemonics

0xC1530005

In all *test-and-compare* instructions, i.e., TST, TEQ, CMP, and CMN, the destination register field MUST BE encoded as 0000

28 27 26 21 20 19 16 15 Condition 0 0 Op-Code S r_{source1} r_{destination} Operand 2 0000 = AND7 6 5 4 3 0001 = EOR0010 = SUBImmediate shift Shift length | Shift type | 0 | r_{source2} 0011 = RSBi.e., static shift 0100 = ADD0101 = ADC8 7 6 5 4 3 0110 = SBC0111 = RSCShift specified by register r_{Shift_length} 0 | Shift type 1 | r_{source2} | Shift type 1000 = TSTi.e., dynamic shift 1001 = TEQ1010 = CMP1011 = CMN 1100 = ORR Literal operand Alignment 8-bit immediate value 1101 = MOV 1110 = BIC

NV

Encoding the ARM's data processing instructions

TABLE 3.2

A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Instruction Encoding

ARM Instruction: MOV PC, LR
Condition = 1110 (always – unconditional)

Op-Code = 1101 (i.e., MOV) S = 0 (not MOVS)

 $r_{destination} = 1111 (PC)$

 $r_{source1} = 0000 (must be zeros)$

= 0 (second operand not a constant)

Operand 2 (bit number 4 = 0)

 $r_{\text{source}2} = 1110$

shift type = 00 (logical left)


shift length = 00000

 TABLE 3.2 ARM's Conditional Execution and Branch Control Mnemonics

Encoding	Mnemonic	Branch on Flag Status	Execute on condition
0000	EQ	Z set	Equal (i.e., zero)
0001	NE	Z clear	Not equal (i.e., not zero)
0010	CS	C set	Unsigned higher or same
0011	CC	C clear	Unsigned lower
0100	MI	N set	Negative
0101	PL	N clear	Positive or zero
0110	VS	V set	Overflow
0111	VC	V clear	No overflow
1000	HI	C set and Z clear	Unsigned higher
1001	LS	C clear or Z set	Unsigned lower or same
1010	GE	N set and V set, or N clear and V clear	Greater or equal
1011	LT	N set and V clear, or N clear and V set	Less than
1100	GT	Z clear, and either N set and V set, or N clear and V clear	Greater than
1101	LE	Z set, or N set and V clear, or N clear and V set	Less than or equal
1110	AL		Always (default)
1111	NV		Never (reserved)

0xE1A0F00E

In all moving instructions, i.e., MOV, and MVN, the source_1 register field MUST BE encoded as 0000




Encoding the ARM's data processing instructions

This slide is modified from giral slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

FIGURE 3.26

Instruction Decoding

Machine Language Instruction: 0xE1B01061



1110 = BIC


Handling Literals


☐ In ARM, *operand 2* can be a literal.

```
ADD \mathbf{r0}, r1, #7; adds 7 to r1 and puts the result in r0. MOV \mathbf{r3}, #25; moves 25 into r3.
```

- □ What is the range of such literals?
 - Operand 2 is a 12-bits field, i.e., it can encode 4096 different values
 ARM encodes these 12-bits as a value from 0 to 255 (i.e., 8-bits) to be rotated (aligned) according to the value of the other bits (i.e., 4-bits)
- ☐ Figure 3.28 illustrate the format of ARM's instructions with a literal operand.

FIGURE 3.28 Diagram of ARM's literal operand encoding






Architecture: Themes and Variations, 1st Edition

Clements

You need to know how to decode and encode literals

Handling Literals

Encoded literal	Scale value	#of rotations right =2 × Scale value		Decoded literal
0000 mnop wxyz	0	0	(32) ₁₀	0000 0000 0000 0000 0000 0000 mnop wxyz
1111 mnop wxyz	(15) ₁₀	(30) 10	2	0000 0000 0000 0000 0000 00 mn opwx yz 00
1110 mnop wxyz	(14) ₁₀	(28) ₁₀	4	0000 0000 0000 0000 0000 mnop wxyz 0000
1101 mnop wxyz	(13) ₁₀	(26) ₁₀	6	0000 0000 0000 0000 00 mn opwx yz 00 0000
1100 mnop wxyz	(12) ₁₀	(24) ₁₀	8	0000 0000 0000 0000 mnop wxyz 0000 0000
1011 mnop wxyz	(11) ₁₀	(22) ₁₀	(10) ₁₀	0000 0000 0000 00 mn opwx yz 00 0000 0000
1010 mnop wxyz	(10) ₁₀	(20) 10	(12) ₁₀	0000 0000 0000 mnop wxyz 0000 0000 0000
1001 mnop wxyz	9	(18) ₁₀	(14) ₁₀	0000 0000 00 mn opwx yz 00 0000 0000 0000
1000 mnop wxyz	8	(16) ₁₀	(16) ₁₀	0000 0000 mnop wxyz 0000 0000 0000 0000
0111 mnop wxyz	7	(14) ₁₀	(18) ₁₀	0000 00 mn opwx yz 00 0000 0000 0000 0000
0110 mnop wxyz	6	(12) ₁₀	(20) ₁₀	0000 mnop wxyz 0000 0000 0000 0000 0000
0101 mnop wxyz	5	(10) ₁₀	(22) ₁₀	00mn opwx yz00 0000 0000 0000 0000 0000
0100 mnop wxyz	4	8	(24) ₁₀	mnop wxyz 0000 0000 0000 0000 0000 0000
0011 mnop wxyz	3	6	(26) ₁₀	opwx yz00 0000 0000 0000 0000 0000 00mn
0010 mnop wxyz	2	4	(28) ₁₀	wxyz 0000 0000 0000 0000 0000 0000 mnop
0001 mnop wxyz	1	2	(30) ₁₀	yz00 0000 0000 0000 0000 00mn opwx



109

Handling Literals

If the literal value is 0x128, what is the 0-to-255 value in decimal and the align code in decimal?

Convert the literal into 32-bit binary value. $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$

Identify the 1st one to the left and the 1st one to the right in the 32-bit binary value $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$

If the distance between these two ones is *less than or equal 8, inclusive*, or *more than or equal 24, inclusive*, it means that you will be able to encode the number as a value from 0 to 255 and an align code.

 $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$

If the distance is less than 8, use some of the left and right zeros to get the 0-to-255 value (8 bits in total). Make sure that the number of the other zeros to the left and to the right are even.

 $0x128 \rightarrow 0x0000\ 0000\ 0000\ 0000\ 0001\ 0010\ 1000$


The 0-to-255 value is **01 0010 10**₂ \rightarrow 74₁₀

The value $01\ 0010\ 10_2$ needs to be rotated to the left 2 times to become 0x128, which is equivalent to 30 times rotation to the right; hence the align code is 15 (see slide 107)

Instruction Encoding

```
ARM Instruction:
                                        ORRGTS r1, r2, \#0xAA00
       Condition = 1100 (Greater than)
       Op-Code = 1100 (i.e., ORR)
                                                                          TABLE 3.2
                                                                                     ARM's Conditional Execution and Branch Control Mnemonics
       S = 1 (ORRGTS)
                                                                         Encoding
                                                                                 Mnemonic
                                                                                          Branch on Flag Status
                                                                                                               Execute on condition
       r_{destination} = 0001 (destination operand)
                                                                                 EQ
                                                                                          Z set
                                                                                                               Equal (i.e., zero)
                                                                         0001
                                                                                 NE
                                                                                          Z clear
                                                                                                               Not equal (i.e., not zero)
       r_{source1} = 0010 \text{ (first operand)}
                                                                         0010
                                                                                 CS
                                                                                          Cset
                                                                                                               Unsigned higher or same
                                                                         0011
                                                                                 CC
                                                                                          C clear
                                                                                                               Unsigned lower
       # = 1 (second operand is a constant)
                                                                         0100
                                                                                 MI
                                                                                          N set
                                                                                                               Negative
                                                                         0101
                                                                                 PL
                                                                                          N clear
                                                                                                               Positive or zero
       Operand 2 (to be 0-255 and a rotation)
                                                                         0110
                                                                                 VS
                                                                                          V set
                                                                                                               Overflow
                                                                         0111
                                                                                 VC
                                                                                          V clear
                                                                                                               No overflow
       8-bit immediate value = 0xAA
                                                                         1000
                                                                                 HI
                                                                                          C set and Z clear
                                                                                                               Unsigned higher
                                                                         1001
                                                                                 LS
                                                                                          C clear or Z set
                                                                                                               Unsigned lower or same
       rotations left = 8
                                                                         1010
                                                                                 GE
                                                                                          N set and V set, or
                                                                                                               Greater or equal
                                                                                            N clear and V clear
       equivalent to 24 rotations right
                                                                                 LT
                                                                                          N set and V clear, or
                                                                                                               Less than
                                                                                            N clear and V set
       Half of the rotations right = 12
                                                                                 GT
                                                                                          Z clear, and either N set and
                                                                                                               Greater than
                                                                                            V set, or N clear and V clear
                                                                         1101
                                                                                 LE
                                                                                          Z set, or N set and V clear, or
                                                                                                               Less than or equal
              i.e., 1100 in binary
                                                                                            N clear and V set
                                                                         1110
                                                                                 AL
                                                                                                               Always (default)
                                                                         1111
                                                                                 NV
                                                                                                               Never (reserved)
                                          1 1 1 0 0 1 0 1 0 1 0 1 0
                          0 0
```

0xC3921CAA



Instruction Decoding

Machine Language Instruction: 0x42742F55

