

Part 4

CHAPTER 2

Computer Arithmetic and Digital Logic



1

These slides are provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside the class.

All downloaded copies of the slides are for personal use only.

Students must destroy these copies within 30 days after receiving the course's final assessment.

Computer Logic

- ❑ Computers are constructed from two basic circuit elements — *gates* and *flip-flops*, known as *combinational* and *sequential* logic elements.
- ❑ A *combinational* logic element is a circuit whose output **depends only on its current inputs**,

whereas

A *sequential* logic element is a circuit whose output **depends on its past history** as well as **its current inputs**.
- ❑ A *sequential* element can *remember* its previous value (*memory element*).
- ❑ *Sequential* elements themselves can be made from simple *combinational* logic elements.
 - Hence, we can simply say that *computers can be constructed using just gates*

Logic Values

- ❑ A *logic value* can be either
 - the *logical 1* (also called the *true* or *high* state)
 - the *logical 0* (also called the *false* or *low* state)
- ❑ Each logic state has an *inverse* or a *complement* that is the opposite of its current state.
 - The complement of a *true* or *1* state is a *false* or *0* state
 - The complement of a *false* or *0* state is a *true* or *1* state


Gates

❑ Figure 2.14 shows a black box of a gate with *two input* terminals, *A* and *B*, and *a single output* terminal *C*.

- This gate takes the *two logic values* at its input terminals and
- produces *a logic output value* that depends only on
 - the *states of the inputs* and
 - the *nature of the logic element*.

❑ Examples of gates include

- **AND, OR, NOT, NAND, NOR, Exclusive OR** gates.



Gates

*Dual in-line package (DIP)
integrated circuit (IC) chip*






FIGURE 3.17


14-pin ceramic package (all linear dimensions are in inches).



7408: quad two input AND gates





7432: quad two input OR gates



7404: hex inverter gates

Gates



The AND Gate

- ❑ The **behavior** of a gate is **described** by its *truth table* that *defines its output for each of the possible inputs*.
- ❑ Table 2.8a provides the truth table for the two-input AND gate.
 - If the two input are **A** and **B**, then the output **C** will be true (i.e., 1) if and only if both inputs **A** and **B** are true (i.e., 1) simultaneously.
- ❑ Table 2.8b gives the truth table for the three input AND gate.
 - If **A**, **B**, and **C** are the inputs, then the output **D** will be true (i.e., 1) if and only if all inputs are true (i.e., 1) simultaneously.
- ❑ The **AND** is represented by a “.”
 - the operation **A AND B** can be written as **A . B**

TABLE 2.8

Truth Table for the AND Gate

B	A	C = A · B
0	0	0
0	1	0
1	0	0
1	1	1

(a) Two-input AND gate

C	B	A	D = A · B · C
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

(b) Three-input AND gate


© Cengage Learning 2014

The AND Gate


□ Figure 2.14 gives the symbols for 2-input and 3-input **AND** gates

FIGURE 2.14

The symbol for an AND gate



(a) Two-input AND gate



(b) Three-input AND gate

© Cengage Learning 2014


The OR Gate

- ❑ The output of an **OR** gate is 1 if at least one of its inputs is 1.
- ❑ The only way to make the output of an **OR** gate go to a logical 0 is to set all its inputs to 0.
- ❑ The **OR** is represented by a “+”
 - the operation **A OR B** can be written as **A + B**

TABLE 2.9			Truth Table for the OR Gate			
B	A	$C = A + B$	C	B	A	$D = A + B + C$
0	0	0	0	0	0	0
0	1	1	0	0	1	1
1	0	1	0	1	0	1
1	1	1	0	1	1	1
(a) Two-input OR gate			1	0	0	1
			1	0	1	1
			1	1	0	1
			1	1	1	1
			(b) Three-input OR gate			

© Cengage Learning 2014

FIGURE 2.15 The symbol for an OR gate



(a) Two-input OR gate



(b) Three-input OR gate

© Cengage Learning 2014

The NOT gate or inverter

□ The **NOT** is represented by

○ an “**overbar**”, e.g., the operation **NOT** A is written as \bar{A}

or

○ a superscript **c**, e.g., the operation **NOT** A is written as A^c

or

○ a tilde mark \sim , e.g., the operation **NOT** A is written as $\sim A$

or

○ a negation mark \neg , e.g., the operation **NOT** A is written as $\neg A$


or

○ an exclamation mark $!$, e.g., the operation **NOT** A is written as $!A$

□ Note that, $\bar{\bar{A}} = A$

FIGURE 2.16

The symbol and truth table for an inverter



(a) Symbol for inverter

A	\bar{A}
1	0
0	1

(b) Truth table of inverter

© Cengage Learning 2014

*This bit is 1 not 0.
The book wrote it incorrectly as 0.*

Comparing AND and OR Gates

TABLE 2.10

Truth Table for AND and OR Gates with Both Constant and Variable Inputs

AND		OR	
Constant	Variable	Constant	Variable
$0 \cdot 0 = 0$	$A \cdot 0 = 0$	$0 + 0 = 0$	$A + 0 = A$
$0 \cdot 1 = 0$	$A \cdot 1 = A$	$0 + 1 = 1$	$A + 1 = 1$
$1 \cdot 0 = 0$	$A \cdot \bar{A} = 0$	$1 + 0 = 1$	$A + \bar{A} = 1$
$1 \cdot 1 = 1$	$A \cdot A = A$	$1 + 1 = 1$	$A + A = A$

© Cengage Learning 2014

Derived Gates NOR, NAND, Exclusive OR

- ❑ **NOR**, **NAND** and **XOR** are gates that can be derived from basic gates.
 - a **NOR** gate is an **OR** followed by an **inverter**.
 - A **NAND** gate is an **AND** followed by an **inverter** and
 - An **XOR** gate is an **OR** gate whose output is **true only if an odd number of its input is true**.

This is B not C

TABLE 2.11 Truth Table for the NOR Gate, NAND Gate, and Exclusive OR Gates

A	B	C = $\overline{A+B}$..	A	B	C = $\overline{A \cdot B}$..	A	B	C = $A \oplus B$
0	0	1		0	0	1		0	0	0
0	1	0		0	1	1		0	1	1
1	0	0		1	0	1		1	0	1
1	1	0		1	1	0		1	1	0

(a) The NOR gate

(b) The NAND gate


(c) The XOR gate

© Cengage Learning 2014


- ❑ These gates (**NOR**, **NAND**, and **XOR**) are used extensively in digital circuits and have their own symbols.

*There is no bubble here.
The book added it incorrectly.*


FIGURE 2.19 Three derived gates



(a) NOR gate



(b) NAND gate




(c) Exclusive OR gate

© Cengage Learning 2014

Exclusive OR

- ❑ The **Exclusive OR** function is written as **XOR** or **EOR**.
- ❑ The **Exclusive OR** is represented by \oplus (e.g., $C = A \oplus B$).
- ❑ A two-input **XOR** gate can be constructed by *two inverters*, *two AND* gates and *one OR* gate, as shown in Figure 2.20.

$$(F = A \oplus B = A \cdot \bar{B} + \bar{A} \cdot B)$$




Exclusive OR Gates

A	B	$C = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

(c) The XOR gate

FIGURE 2.20

Constructing an XOR circuit from AND, OR, and NOT gates



Three Input Exclusive OR

- ❑ A three-input **XOR** gate can be constructed with *two* **XOR** gates, each with two-inputs


❑ $C = A \oplus B = A \cdot \bar{B} + \bar{A} \cdot B$

$$\begin{aligned}\bar{C} &= \overline{(A \cdot \bar{B} + \bar{A} \cdot B)} \\ &= \bar{A} \cdot \bar{B} + A \cdot B\end{aligned}$$

❑ $A \oplus B \oplus X = C \oplus X = C \cdot \bar{X} + \bar{C} \cdot X$


$$= (A \cdot \bar{B} + \bar{A} \cdot B) \cdot \bar{X} + (\bar{A} \cdot \bar{B} + A \cdot B) \cdot X$$

$$= A \cdot \bar{B} \cdot \bar{X} + \bar{A} \cdot B \cdot \bar{X} + \bar{A} \cdot \bar{B} \cdot X + A \cdot B \cdot X$$




A	B	X	$A \oplus B \oplus X$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

A	B	$C = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0



Inversion Bubbles

- By **convention**, the triangle in inverters are often omitted from circuit diagrams and the *bubble notation is used*.
- *A small bubble is placed at a gate's input to indicate inversion.*
- In the circuit below, the **two AND** gates form the product of (**NOT** A) **AND** B and A **AND** (**NOT** B), i.e., $\bar{A} \cdot B + A \cdot \bar{B}$
- This circuit implements **XOR**




(c) Exclusive OR gate

Exclusive OR Gates

A	B	C = A ⊕ B
0	0	0
0	1	1
1	0	1
1	1	0

(c) The XOR gate

This intersection means not connected lines




This bubble means connected lines

This bubble means inversion

Example of a Digital Circuit

- ❑ This is called a *sum of products* circuit.
- ❑ The output is the **OR** of **AND** terms
- ❑ Lines that cross each other *without* *a black dot* at their intersection are *not connected* together
- ❑ lines that *meet at a dot* are *connected*.

FIGURE 2.17 The generic AND-OR circuit



A	B	C	D	O/P
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

The sum of products truth table is identified by its 1's as output

When any term of the above function equals 1, the value of the entire function will be 1.

Example of a Digital Circuit


The *product of sums* truth table is identified by its 0's as output

- ❑ This is called a *product of sums* circuit.
- ❑ The output is the **AND** of **OR** terms

A	B	C	D	O/P
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

FIGURE 2.18

The generic OR-AND circuit



When any term of the above function *equals 0*, the value of the entire function will be *0*.

Boolean Algebra Follows Normal Algebraic Laws

$$\square X + Y = Y + X \quad (\text{Commutative law})$$

$$\square X \cdot Y = Y \cdot X \quad (\text{Commutative law})$$

$$\square X + (Y + Z) = (X + Y) + Z \quad (\text{Associative law})$$

$$\square X \cdot (Y \cdot Z) = (X \cdot Y) \cdot Z \quad (\text{Associative law})$$

$$\square X + (Y \cdot Z) = (X + Y) \cdot (X + Z) \quad (\text{Distributive law})$$

$$\square X \cdot (Y + Z) = X \cdot Y + X \cdot Z \quad (\text{Distributive law})$$

$$\square \overline{X + Y} = \bar{X} \cdot \bar{Y} \quad (\text{De Morgan's law})$$

$$\square \overline{X \cdot Y} = \bar{X} + \bar{Y} \quad (\text{De Morgan's law})$$

$$\square X + \bar{X} \cdot Y = X + Y$$