
Part 0x1

CHAPTER 3

Architecture and Organization



Alan Clements

These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.

CENGAGE Learning

Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>

The Instruction Set Architecture


In this chapter, we will:

- Revisit the *stored program machine* and **show** how an instruction is executed
- ☐ Introduce instruction formats, including
 - o memory-to-memory,
 - o register-to-memory, and
 - o register-to-register
- ☐ **Demonstrate** how a processor implements *conditional behavior*
- ☐ **Describe** a set of computer assembly instructions (*instructions set*)
- □ Show how computers access data (addressing modes)
- ☐ Introduce an ARM's Integrated Development Environment (IDE) and
 - **show** how ARM programs are written

than the PC

The Instruction Set Architecture

- ☐ Figure 3.1 illustrate the structure of a **simple** *hypothetical stored program computer*.
- ☐ The *CPU reads* instructions from memory and *executes* them.
- \square Temporary data is stored in registers such as r0 and r1.
- The <u>PC</u>, <u>program counter</u>, is the register that points at (i.e., contains the address of) the next instruction to be executed.
- ☐ The *CCR*, *Condition Code Register*, is a collection of flag bits for a processor.



Instruction Formats

- A computer executes instructions from 8 bits wide to multi-bytes wide.
- ☐ The instruction format defines the *anatomy* of an instruction
 - o the number of operands, and
 - o the number of bits devoted to defining each operation,
 - the format of each operand.
- \square Below are several <u>hypothetical</u> examples of assembly instructions:

LDR registerDestination, memorySource

STR registerSource, memory Destination

 $\underline{Operation\ register Destination, register Source 1, register Source 2}$

```
LDR r1,1234 load the content on boution 1234 to r1
STR r3,2000 Store the content in r3 who cution room.

ADD r1, r2, r3 add up r1, r2 and score the result in r3
SUB (r3, r3, r1 r3 2 r3-r1.
```


bold stands the destination

menory.

4

Features

- ☐ A stored program machine is a computer that has a program in binary form in its main memory.
- ☐ The program and data are stored in the same memory.
- ☐ The program counter (PC)
 points to the next instruction
 to be executed and is incremented
 after executing each instruction.



- ☐ A stored program operates in a *fetch*/execute two-phase mode.
 - o In the fetch phase the next instruction is read from memory and decoded.
 - o In the execute phase the instruction is interpreted and executed by the CPU's logic. CPU exerte, meanwhile nemory doing nothing.

Review Slides 27 and 28 in Chapter 1.

Modern computers are *pipelined*, where <u>fetch</u> and <u>execute</u> operations overlap.

Fetch Existe Let both CPV and nemons work


5

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Features

A stored program computer has several registers.

- r0 ri The register file is a set of general-purpose registers, e.g., r0, r1, r2, ..., ri that store temporary (working) data, for example, the intermediate results of calculations, where i is typically 8, 16, or 32.
 - A computer requires at *least one* general-purpose register.
- PC The *program counter* contains the *address* of the next instruction to be executed. Thus, the PC *points* to the location in memory that holds the next instruction.
- The *instruction register* stores the instruction most recently read from main memory. This is the instruction currently being executed.
- MAR The *memory address register* stores the <u>address</u> of the location in main memory that is currently being accessed by a <u>read or write</u> operation.
- MBR The *memory buffer register* stores <u>data</u> that has just been <u>read from main</u> memory, or <u>data to be immediately written</u> to main memory.



- We are going to use an ARM processor to introduce assembly language and a modern ISA.
- However, it would be better to begin with the description of a very simple very simple hypothetical computer to keep things simple.


7

FIGURE 3.2 Partial structure of a hypothetical stored program machine PC Memory address register Program Counter The memory address Address register gets an address from the PC or the IR Main store Incrementer (memory) Address path The operands field of Data Data path the instruction provides between memory Data path any source and destination and registers operands required by the Data moves from memory instruction MBR to MBR in a read cycle and from MBR to memory in a Op-code Operands Memory buffer register write cycle. CU Register File Path taken by the Register r0 instruction when it is fetched from memory Register r1 Path for data flowing between memory Register r7 (via the MBR), the registers, and the ALU Arithmetic and logic unit f(P,Q) Q_{MBP} ALU Q_{literal} Condition code ZNCV

Structure of a Computer

- □ In the *fetch phase*, the Program Counter, PC, supplies the address of the next instruction to be executed to the MAR to read this instruction *and* the PC is *incremented by the size* of an instruction.
- ☐ The instruction is read and loaded into the Memory Buffer Register, MBR, <u>and</u> then copied to the Instruction Register, 8 IR, where the

This slide is modified from the original slide by the author A. Clements and used with permission. New content add the content




In the execute phase, the operands may be read from the register file, transferred to the ALU (arithmetic and logic unit) where they are operated on and then the result passed to the destination register.

This is what we call,

register-to-register


operation

9



☐ If the operation requires a memory access (e.g., a load or store), the memory address in the instruction register is sent to the MAR and a read or write operation performed.

10



☐ But, how can we combine two input data lines together?

1

FIGURE 3.2 Partial structure of a hypothetical stored program machine PC Program Counter Memory address register he memory address Address egister gets an address om the PC or the IR Main store Incrementer (memory) Address path Data path Data the instruction provides

between memory


and registers

any source and destination

operande required by the

Structure of a Computer

☐ But, how can we combine two input data lines together?



Data path

Register Translation Language.

□ Fetch/execute cycle in RTL.

Review Slide 26 in Chapter 1.

```
FETCH [MAR] \leftarrow [PC] ; Step 1: copy PC to MAR

[PC] \leftarrow [PC] + 4 ; Step 1: increment PC

[MBR] \leftarrow [[MAR]] ; Step 2: read instruction pointed at by MAR

[IR] \leftarrow [MBR] ; Step 3: copy instruction in MBR to IR

EXECUTE

LDR [MAR] \leftarrow [IR(address)]

; Step 4: copy operand address from IR to MAR


[MBR] \leftarrow [[MAR]] ; Step 5: read operand value from memory

[r1] \leftarrow [MBR] ; Step 6: copy the operand to a register, e.g., r1
```


Review Slides 27 and 28 in Chapter 1.

The coming 3 slides show the above 6 steps graphically. —


Fetching and Executing an Instruction



Fetching and Executing an Instruction



Fetching and Executing an Instruction




Dealing with

Constants FIGURE 3.4 Information paths for literal operands PC MAR ☐ Suppose we want to **Program Counter** Memory address register load the *number 1234* The memory address itself (a.k.a. literal Address register gets an address operand) into register r1. from the PC or the IR. Main store Incrementer (memory) □ ADD r0,r1#25 adds the The operand field of Data the instruction can be value 25 to the content of either an address or a literal constant. MBR r1 and puts the sum in r0 Literal data path Op-code Operands Memory buffer register A path from the Who will Register File CU instruction register, IR, decide vhich route Register r0 Control unit routes a literal operand to to use? Register r1 either the register file, The control unit determines whether MBR, and ALU the operand in the instruction is an Register r7 When ADD **r0**,**r1**,#25 is address or literal data. executed, the operand to Arithmetic and logic unit be added to r1, i.e., #25, is Path for literal data between f(P,Q)the address routed from the operand Q_{MBB} ALU field of the IR and the ALU field of the IR, rather and register file. Q_{literal} The Q operand may come Condition code 17 than from registers. from one of two sources, MBR or literal.

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

FIGURE 3.5 Implementing conditional behavior at the machine level




Flow Control

- □ *Flow control* refers to any action that *modifies* the normal instruction sequence.
- □ Conditional behavior
 allows a processor (based on the values in the CCR register) to select one of two possible courses of actions:
 - Continuing executing the <u>next instruction</u> in sequence, or
 - Counter with a new value and executing a branch to another region of code.

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

Flow Control

Figure 3.6 illustrate how the result from the ALU can be used to modify the sequence of instructions.



Status Bits (Flags)

- □ When a computer performs an operation, it stores the *status* or *condition* information in the *Condition Code Register* (*CCR*).
- ☐ The processor records whether the result is
 - o Zero (Z), result =0 3=1 =0
 - o Negative in two's complement terms (N),
 - o generated a Carry (C), or color
 - \circ generated an arithmetic oVerflow (V).

ic oVerflow (V).

result <0

Status Bits (Flags)

□ Example (assume that we are dealing with an 8-bit processor):

00110011	1111111	01011100	11011100
+01000010	+0000001	+01000001	+11000001
$\overline{\texttt{01110101}}$	10000000	10011101	110011101
z=0, N=0	$\frac{\mathbf{Z} = 1}{\mathbf{N}}, \mathbf{N} = 0$	z = 0, $N = 1$	Z=0, N=1
C = 0, $V = 0$	C=1, $V=0$	C=0, V=1	C = 1, V = 0
51	-1	92	-36
+66	+1	+65	-63
117	0	-99	-99

CISC means COMPLEX Instruction Set Computer

- □ CISC processors, like the *Intel IA32*,
 - o automatically update status flags after each operation.

RISC means REDUCED Instruction Set Computer

- \square RISC processors, like the ARM,
 - o require the programmer to request updating the status flags.
- ☐ In ARM processors, programmers need to request updating the status flags by appending an S to the instruction;
 - ☐ for example, SUBS (instead of SUB) or ADDS (instead of ADD).