
# Part 1

# CHAPTER 3

# Architecture and Organization



Alan Clements

1

These slides are provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside the class.

All downloaded copies of the slides are for personal use only.

Students must destroy these copies within 30 days after receiving the course's final assessment.




### The Instruction Set Architecture

In this chapter, we will:

- Revisit the *stored program machine* and **show** how an instruction is executed
- ☐ Introduce instruction formats, including
  - o memory-to-register,
  - o register-to-memory, and
  - o register-to-register
- □ **Demonstrate** how a processor implements *conditional behavior*
- ☐ **Describe** a set of computer assembly instructions (*instructions set*)
- □ Show how computers access data (addressing modes)
- ☐ Introduce an ARM's Integrated Development Environment (IDE) and
  - show how ARM programs are written

## The Instruction Set Architecture

- ☐ Figure 3.1 illustrate the structure of a simple <u>hypothetical</u> stored program computer.
- ☐ The *CPU reads* instructions from memory and *executes* them.
- Temporary data is stored in registers such as r0 and r1.
- ☐ The PC, program counter, is the register that points at (i.e., contains the address of) the next instruction to be executed.
- ☐ The *CCR*, *Condition Code Register*, is a collection of flag bits for a processor.



### **Instruction Formats**

- ☐ A computer executes instructions from 8-bits wide to multi-bytes wide.
- ☐ The instruction format defines the *anatomy* of an instruction
  - o the number of operands, and
  - o the number of bits devoted to defining each operation,
  - o the format of each operand.
- $\square$  Below are several <u>hypothetical</u> examples of assembly instructions:

LDR registerDestination, memorySource


STR registerSource, memory Destination

Operation registerDestination,registerSource1,registerSource2

```
| load register | r1 w/h the value:
| LDR | r1, 1234 |
| store: take value from r3, store in 2000 |
| STR | r3, 2000 |
| ADD | r1, r2, r3 |
| SUB | r3, r3, r1
```

### **Features**

- ☐ A stored program machine is a computer that has a program in binary form in its main memory.
- ☐ The program and data are stored in the same memory.
- ☐ The program counter (PC) points to the next instruction to be executed and is incremented after executing each instruction.



- ☐ A stored program operates in a *fetch*/execute two-phase mode.
  - o In the *fetch phase* the next instruction is <u>read from memory and</u> decoded.
  - o In the *execute phase* the instruction is interpreted and executed by the CPU's logic.

Review Slides 24 and 25 in Chapter 1.

■ Modern computers are *pipelined*, where fetch and execute operations overlap.

### **Features**

A stored program computer has several registers.

The register file is a set of general-purpose registers, e.g., r0, r1, r2, ..., ri that store temporary (working) data, for example, the intermediate results of calculations, where i is typically 8, 16, or 32.

max wemory our acces: 49

A computer requires at *least one* general-purpose register.

- The *program counter* contains the *address* of the next instruction to be executed. Thus, the PC *points* to the location in memory that holds the next instruction.
- The *instruction register* stores the instruction most recently read from main memory. This is the instruction currently being executed.
- MAR The *memory address register* stores the *address* of the location in main memory that is currently being accessed by a read or write operation.
- MBR The *memory buffer register* stores data that has just been read from main memory, or data to be immediately *written* to main memory.

Partial structure of a hypothetical stored program machine

f(P,Q)

ALU

Condition code

FIGURE 3.2

#### Structure of a Program Counter Memory address register Computer The memory address Address register gets an address from the PC or the IR Main store ☐ We are going to use an Incrementer (memory) Address path ARM processor to The operands field of Data path Data the instruction provides introduce assembly between memory Data path any source and destination and registers operands required by the Data moves from memory instruction language and a MBR to MBR in a read cycle and from MBR to memory in a Op-code Operands Memory buffer register modern ISA. write cycle. Register File CU Path taken by the ☐ *However*, it would be Register r0 instruction when it is fetched from memory better to begin with Register r1 the description of a Path for data flowing very simple between memory Register r7 (via the MBR), the <u>hypothetical</u> computer registers, and the ALU to keep things simple. Arithmetic and logic unit

7

Carry Constants.

 $Q_{\text{MBR}}$ 

Q<sub>literal</sub>

Carry out :

N C V CCR

#### FIGURE 3.2 Partial structure of a hypothetical stored program machine **Program Counter** Memory address register The memory address Address register gets an address from the PC or the IR Main store Incrementer (memory) Address path The operands field of Data Data path the instruction provides between memory Data path any source and destination and registers operands required by the Data moves from memory instruction **MBR** to MBR in a read cycle and from MBR to memory in a Op-code Operands Memory buffer register instruction register. write cycle. CU Register File Path taken by the Register r0 instruction when it is fetched from memory Register r1 Path for data flowing between memory Register r7 (via the MBR), the registers, and the ALU Arithmetic and logic unit f(P,Q) $Q_{\mathsf{MBR}}$ ALU Q<sub>literal</sub> Condition code ZNCV

# Structure of a Computer

- In the *fetch phase*,
  the Program Counter,
  PC, supplies the
  address of the next
  instruction to be
  executed to the MAR to
  read this instruction
  and the PC is
  incremented by the size
  of an instruction.
- □ The instruction is read and loaded into the Memory Buffer Register, MBR, and then copied to the Instruction Register, 8 IR, where the

This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents  $Q_{pa} code is$ 

#### FIGURE 3.2 Partial structure of a hypothetical stored program machine Program Counter Memory address register The memory address Address register gets an address from the PC or the IR Main store Incrementer (memory) Address path The operands field of Data Data path the instruction provides between memory Data path any source and destination and registers operands required by the Data moves from memory instruction to MBR in a read cycle and from MBR to men ory in a Operands Memory buffer register Op-code write cycle. Register File CU Path taken by the Register r0 instruction when it is fetched from memory Register r1 Path for data flowing between memory Register r7 (via the MBR), the registers, and the ALU Arithmetic and logic unit f(P,Q) $Q_{MBF}$ ALU Q<sub>literal</sub> Condition code ZNCV


# Structure of a Computer

☐ In the execute phase, the operands may be read from the register file, transferred to the ALU (arithmetic and logic unit) where they are operated on and then the result passed to the destination register.

This is what we call,


register-to-register

operation.



# Structure of a Computer

☐ If the operation requires a memory access (e.g., a load or store), the memory address in the instruction register is sent to the MAR and a read or write operation performed.



# Structure of a Computer

☐ But how can we combine two input data lines together?


#### FIGURE 3.2 Partial structure of a hypothetical stored program machine MAR Memory address register **Program Counter** he memory address Address egister gets an address om the PC or the IR Main store Incrementer (memory) Address path Data Data path the instruction provides between memory 1 Data path any source and destination

and registers

anarande required by the

# Structure of a Computer

But how can we combine two input data lines together?



# Structure of a Computer

Fetch/execute cycle in RTL

Register Transfer Logic.


Review Slide 28 in Chapter 1.

```
FETCH [MAR] \leftarrow [PC] ; Step 1: copy PC to MAR [PC] \leftarrow [PC] + 4 ; Step 1: increment PC [MBR] \leftarrow [[MAR]] ; Step 2: read instruction pointed at by MAR [IR] \leftarrow [MBR] ; Step 3: copy instruction in MBR to IR [MAR] \leftarrow [IR(address)] [MAR] \leftarrow [IR(address)] ; Step 4: copy operand address from IR to MAR [MBR] \leftarrow [[MAR]] ; Step 5: read operand value from memory [r1] \leftarrow [MBR] ; Step 6: copy the operand to a register, e.g., r1
```


Review Slides 24 and 25 in Chapter 1.

The coming 3 slides show the above steps graphically. -


# Fetching and Executing an Instruction



# Fetching and Executing an Instruction



# Fetching and Executing an Instruction







FIGURE 3.4 Information paths for literal operands



# Dealing with **Constants**

- ☐ Suppose we want to load the *number 1234* itself (a.k.a. literal operand) into register r1.
- $\square$  ADD **r0**,**r1**,#25 adds the value 25 to the content of r1 and puts the sum in r0 A path from the instruction register, IR, routes a literal operand to either the register file, MBR, and ALU in a semile, and when the semile is the semile in the semile
  - When ADD **r0**,**r1**#25 is executed, the operand to be added to r1, i.e., #25, is routed from the operand field of the IR, rather 17 than from registers.

#### FIGURE 3.5 Implementing conditional behavior at the machine level PC MAR **Program Counter** Memory address register Sequential Multiplexor address Incrementer path Address Main store (memory) Data Op-code Operands Memory buffer register Register File CU The operand field of the instruction Register r0 can be either an Control unit address or a literal (constant). Register r1 Branch control selects next sequential address from incrementer or Register r7 address from IR. Arithmetic and logic unit f(P,Q) $Q_{\mathrm{MBR}}$ ALU Condition code Q<sub>literal</sub> ZNC CCR The control unit uses the condition code bits either to select the next instruction in sequence or to load the program counter with a new address.


# **Flow Control**

- □ *Flow control* refers to any action that *modifies* the normal instruction sequence.
- □ Conditional behavior
  allows a processor (based on the values in the CCR register) to select one of two possible courses of actions:
  - Continuing executing the *next instruction* in sequence, or
  - Loading the Program
     Counter with a new value and executing a branch to another region of code.

This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

# Flow Control

Figure 3.6 illustrate how the result from the ALU can be used to modify the sequence of instructions.



# Status Bits (Flags)

- □ When a computer performs an operation, it stores the *status* or *condition* information in the *Condition Code Register* (*CCR*).
- ☐ The processor records whether the result is
  - o Zero (Z),
  - o Negative in two's complement terms (N),
  - o generated a Carry (C), or •
  - o generated an arithmetic oVerflow (V).

This is the carry-out

# Status Bits (Flags)

□ Example (assume that we are dealing with an 8-bit processor):

00110011	1111111	0 1011100	11011100
+01000010	+0000001	+0100001	+11000001
01110101	10000000	10011101	$1\overline{10011101}$
$\mathbf{Z} = 0 , \ \mathbf{N} = 0$	$\mathbf{Z} = 1$ , $\mathbf{N} = 0$	$Z \neq 0$ , $N = 1$	Z = 0, N = 1
C = 0, $V = 0$	C = 1, V = 0	C = 0, $V = 1$	C = 1, $V = 0$
51	-1	92	-36
+66	<b>+</b> 1	+65 v is set	-63

### CISC means COMPLEX Instruction Set Computer

- □ CISC processors, like the *Intel IA32*,
  - o automatically update status flags after each operation.

### RISC means REDUCED Instruction Set Computer

 $\square$  RISC processors, like the ARM,

117

- o require the programmer to request updating the status flags.
- In ARM processors, programmers need to request updating the status flags by appending an S to the instruction;

☐ for example, SUBS (instead of SUB) or ADDS (instead of ADD).

A = [0]000 B = 0]011 V -A = 01 600  (-A+B)  (101)0	rD: FFFFFF9 r[: FFFFFF8  1111	0: 0000 1: 000 2: 000 3: 000 4: 000 5: 000 5: 000 6: 000 6: 000
Z=0, N=1, V=1, C=0	2=0, N=1, V=0, C=1	Q: