## **WEEK BY WEEK**

Week 01 (Thursday, Sept. 8 -- Saturday, Sept. 10)

Expectations, the start and the Introduction

Week 02 (Sunday, Sept. 11 -- Saturday, Sept. 17)

Number systems, sign representations, and two's complement

Week 03 (Sunday, Sept. 18 -- Saturday, Sept. 24)

Floating-point representation

Week 04 (Sunday, Sept. 25 -- Saturday, Oct. 1)

Digital logic

Week 05 (Sunday, Oct. 2 -- Saturday, Oct. 8)

ISA & introduction to assembly language

Week 06 (Sunday, Oct. 9 -- Saturday, Oct. 15)

First midterm test

Week 07 (Sunday, Oct. 16 -- Saturday, Oct. 22)

ARM directives, pseudo, data-processing, and shift instructions

Week 08 (Sunday, Oct. 23 -- Saturday, Oct. 29)

Branching/looping & instruction encoding/decoding, and addressing modes

Week 09 (Sunday, Oct. 30 -- Saturday, Nov. 5)

Reading week

Week 10 (Sunday, Nov. 6 -- Saturday, Nov. 12)

Second midterm test

Week 11 (Sunday, Nov. 13 -- Saturday, Nov. 19)

LDR/STR encoding/decoding, Examples, and Stacks

Week 12 (Sunday, Nov. 20 -- Saturday, Nov. 26)

Block move, Block move encoding/decoding, Subroutine call/return, and summary

Week 13 (Sunday, Nov. 27 -- Saturday, Dec. 3)

Stack frame & passing parameters

Week 14 (Sunday, Dec. 4 -- Thursday, Dec. 8)

Last week!!

## **ARM Load and Store Encoding**

Encode the following ARM instructions.

```
Den on LDR R1, [R2] | P=0 =0 | Oxet | 21000 |

When LDR R1, [R2], #0 | P=0 =0 | Oxet | 21000 |

LDR R1, [R2, #0] | P=1 =0 | Oxet | 21000 |

LDR R1, [R2, #0] ! P=1 = 0 | Oxet | 21000 |

IDR R1, [R2, #0] ! P=1 = 0 | Oxet | 21000 |

Therefore off set.

STR R1, [R2], #0

STR R1, [R2], #0

STR R1, [R2, #0] !
```

- ☐ Is there any *effective* difference between the 4 LDR instructions?
- ☐ Is there any *effective* difference between the 4 STR instructions?


Stack suffix -> STR suffix  LOR otherwise.  RII: FP: base of stack  RI4: LR: Address of return  RI3: SP: TOS  RI5: PC: next instruction.  * due as pipelining, PC is & bytes from where instruction.  ef. LDR 20, LPC, HO x00(87) ox00 +0x(8+0x8=0x2).  Besides incorrection ending with S, CMP, CMN, TGQ, TST update			
		Flags as nell.	SUB. Eox Anding
		Static SLift	
		LSL: 240, 40-31	
		LSR: 1-32.	
		ASR:朴蜀经,共1-32., ASL国LSL	
		ROR: one 21-in, Al-31, ROLAROR	
		RRX: notate shete right, one-bit o	
		<u>U</u>	
while: CMP RO, 40; Statement	MOV 20, 410		
,	For code		
wde	SUBS RO, RO, RI		
B while	BNZ Loop		
•			

post-loop codes ---

handly burds


Exic vode ---

## Register Indirect Addressing with Offset



Adjust the pointer then use the adjusted pointer.

Do NOT write-back (do not update) the adjusted pointer.



Adjust the pointer then use the adjusted pointer.

Write-back (update) the adjusted pointer.

(a) LDR r0, [r1,#12]
Offset added to base register to generate effective address. Operand accessed at effective address. Base register remains unchanged.


the pointer would rever updated and the program would reapeatly load the First elem

(b) LDR r0, [r1,#12]!

Offset added to base register to generate effective address.

Operand accessed at effective address. Base register updated after access.

Why do not we have "Use the original base pointer then adjust the pointer" with "Do NOT write-back (do not update) the adjusted pointer"?



Use the original base pointer then adjust the pointer.

Write-back (update) the adjusted pointer.

LDR ro, [ri, Hiz]: post index, not write-back LDR ro, [ri, Hiz]!: pre index, write back LDR ro, [vi], Hiz: post index, write back.

This slide is a modified version of the original author's slide (A. Clements) and is used with per

(c) LDR r0, [r1], #12

Effective address specified by base register. Operand accessed at effective address Offset added to base register after the access.

129

d R. El-Sakka.

<u> </u>
STMFU SP! {}p}
MOV PP, SP
SUB SP, # & < size of the stack.
collapse
mor SP, FP
LDMPD SP!, FP