
Part 8

CHAPTER 3

Architecture and Organization



Alan Clements

1

These slides are provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside the class.

All downloaded copies of the slides are for personal use only.

Students must destroy these copies within 30 days after receiving the course's final assessment.



Computer Organization and Architecture: Themes and Variations, 1st Edition Note that, the ARM

Addressing Modes

assembly language and the RTL language have two different interpretations to the square brackets.

Instruction

RTL form

Description

ADD r0, r1, #Q $[r0] \leftarrow [r1] + Q$ *Literal*:

Add the integer Q to the content of register r1 and store the result in r0

LDR $\mathbf{r0}$, Mem $[r0] \leftarrow [Mem]$ **Direct** (i.e., **absolute**):

Load the content of memory-location Mem into register r0.

This addressing mode is **not supported by ARM** but is supported by all CISC processors

LDR r0, [r1] $[r0] \leftarrow [[r1]]$

Register Indirect:

☐ This is also called:

o Indexed

o Pointer-based

Load r0 with the content of the memory-location pointed at by r1

The memory-location is given by the contents of a register (that is why we call it Register Indirect)

☐ The ARM lacks a simple memory *direct* (i.e., *absolute*) addressing mode (i.e., does not have an LDR ro, address instruction that implements direct addressing to load the contents of a memory-location denoted by address into a register.) This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by @ Mahmoud R. El-S


113

Register Indirect Addressing

☐ In ARM, the register indirect addressing is indicated by means of square brackets; for example,

```
LDR r1, [r0]
                  ;[r1] ← [[r0]]
                       ;Load r1 with the content of
                       ; the memory-location pointed at by r0
ADR could only used for
label loading
(DCO, DLW, DLB).
    FIGURE 3.31
                  Register indirect addressing
```

If we look to the memory as an array, then "LDR r1, [r0]" means r1 = memory[r0]



114

Register Indirect Addressing


☐ Consider what happens if we next execute

```
ADD r0,r0,#4 ; [r0] \leftarrow [r0] + 4 ; Add 4 to the contents of register r0 ; i.e., increment the pointer by one word
```

- ☐ Figure 3.32 demonstrates the effect of incrementing the pointer register. It now points to the next location in memory.
- ☐ This allows us to use the same instruction (LDR r1, [r0]) to access a sequence of memory-locations; for example, a list, matrix, vector, array, or table.

FIGURE 3.32

Effect of incrementing the pointer register




Register Indirect Addressing with an Offset

- □ ARM supports a memory-addressing mode where the *effective address* of an operand is computed by adding the contents of a register to a literal offset encoded into the load/store instruction. The literal offset must be preceded by "#" sign
- ☐ This addressing mode is often called base plus displacement addressing.
- ☐ Figure 3.33 illustrates the instruction LDR **r0**, [r1, #4]. The effective address is the sum of the content of the pointer register r1 plus offset 4; that is, the operand is 4 bytes after the address specified by the pointer.
- ☐ In base plus displacement addressing mode,
 - o the literal offset is a <u>true 12-bit literal</u> (0-4095), <u>not</u> 0-255 and a rotation

as the literals in the data processing instructions. • • • Review Slides 105 -- 112

Register indirect addressing with an offset

in Chapter 3.



Register Indirect Addressing with an Offset

- ☐ The following fragment of code demonstrates the use of offsets to implement array access.
- □ Note that: constants (defined by EQU here) cannot be changed at runtime.

```
Sun
      EOU
                        ; offsets for days of the week
      EOU
Mon
                  To store the address of Week
      EOU
Tue
      EQU 12
Wed
                    in r0, you may also use
Thu
      EOU 16
                        LDR r0,=Week If "STR r4, [r0]" means memory [r0] = r4,
Fri
      EOU
          20
                                      then
      EOU 24
Sat
                                       "STR r4, [r0, #4]" means memory [r0+4] = r4
      ADR rO, Week
                     ;r0 points to array Week
      LDR r2, [r0, #Tue] ; Load the data for Tuesday into r2
      LDR r3, [r0, #Wed] ; Load the data for Wednesday day into r2
      ADD r4, r2, r3 ** Add Tuesday and Wednesday
      STR r4, [r0, #Mon] ;Store the result in Monday
Week
      DCD 0x11111111
                       ; data for day 1 (Sunday)
      DCD 0x2222222
                        ; data for day 2 (Monday)
      DCD 0x33333333
                       ; data for day 3 (Tuesday)
      *DCD 0x4444444
                       ; data for day 4 (Wednesday)
```

117

; data for day 5 (Thursday)


; data for day 6 (Friday)

DCD 0x5555555

DCD 0x66666666

DCD 0x7777777

Register Indirect Addressing with an Offset



END

25

4

E Project Registers

This slide is a modif

0x77777777 ; data for day 7 (Saturday)

118

El-Sakka

Simulation

Program counter Relative Addressing

- □ <u>Any</u> ARM register can be used to implement register indirect addressing.
- □ If **r15** (i.e., *program counter*) is used as a *pointer register* to access an operand, the resulting address is called *program counter relative addressing*.
 - The operand-location is
 - specified with respect to the current code location.
 - Moving the code and its associated data to a different location in memory will not require any recalculation for operand addresses.
- □ Consider the instruction

LDR **r0**, [r15, #100]

PC's add: [curr instruction] +8 ro: [curr ins] +8+100

- The operand is specified as 100 bytes from the content of r15.
- o This is <u>not</u> 100 bytes from the "LDR **r0**, [r15, #100]" instruction.
- O Note that, the PC (r15) is incremented after fetching an instruction.
 - The **ARM**'s **PC** is actually 8 bytes after the current instruction, i.e., **r0** will be loaded with the value located 108 bytes away from the instruction. (*This is due to the use of the pipelining mechanism that overlaps operations*)

120

Register Indirect Addressing with Base and Index Registers

☐ You can specify the offset as a second register so that you can use a *dynamic offset* that can be modified at runtime (See Figure 3.35).

```
LDR r2, [r0, r1]
```

```
; [r2] \leftarrow [[r0] + [r1]] load r2 with ; the location pointed at by r0 + r1
```


The above instruction and the figure in the book (page 188 - 189) are *not* compatible.

You should change one of them.

```
If "LDR r2, [r0]" means r2 = memory[r0],
then
"LDR r2, [r0, r1]" means r2 = memory[r0+r1]
```

FIGURE 3.35

Indexed addressing with a register offset




Register Indirect Addressing with Base and Index Registers + Scaling

- \Box In this example below, register r1 is multiplied by 4.
 - o This allows you to use a scaled offset when dealing with arrays.

```
LDR r2, [r0, r1, LSL #2]; [r2] \leftarrow [[r0] + [r1] \times 4] Scale r1 by 4 r_2 = [r_0 + r_1 \times r_2].
```

```
If "LDR r2, [r0]" means r2 = memory[r0],
then
"LDR r2, [r0, r1, LSL #2]" means r2 = memory[r0+r1×4]
```



This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

Register Indirect Addressing with Base and Index Registers + Scaling

□ Example: Consider the following fragment of C code, where j is

```
a long int array:
    for(i = 0; i < 21; i++)
    {
        j[i] = j[i] + 10;
}</pre>
```

Array j has 21 elements (indexed from 0 to 20 and we want to add 10 to each element of this array.

☐ This C code can be translated into *ARM* assembly language as follow

```
MOV
            r0, #0
                                   ; Use r0 as the counter i
                        Not correct
                                   ; Initialize counter i to zero
                       in the book
     ADR
            r8,j
                                   ; Base register r8 points to
                        page 186
                                   ; array j (pseudo instruction)
            r1, [r8, r0, lsl #2]
Loop LDR
                                   ; REPEAT Get j[i]
     ADD
            r1, r1, #10
                                      Add 10 to j[i]
            r1,[r8,r0,ls1 #2]
     STR
                                   ; Save j[i]
            r0, r0, #10,
     ADD
                                      Increment loop counter i
            r0,#21
                                      Compare loop counter with
     CMP
                       Not correct
                                      terminal value + 1
                       in the book
                        page 186
     BNE
                                   ; UNTIL i = 21
            Loop
```

This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka.

Auto-indexing Addressing Mode

- □ Elements in an array, or similar data structure, are frequently accessed sequentially.
 - To facilitate such action, *Auto-indexing addressing* modes have been implemented.
 - In Auto-indexing addressing modes, the pointer is automatically adjusted to point at the next element before or after it is used, i.e., similar to memory[++r1] and memory [r1++], respectively, in C and similar to memory[--r1] and memory [r1--], respectively, in C
- □ ARM's auto-indexing modes are implemented by
 - o Updating the base register by adding an offset to it.
- □ ARM implements two auto-indexing modes
 - Auto-indexing *pre*-indexed
 - Auto-indexing *post*-indexed

In ARM, The amount of the increment or decrement can be any value, not just an increment or decrement by 1 depending on the problem in hand.

123

Auto-indexing Pre-indexed Addressing Mode

- □ Auto-indexing pre-indexed addressing
 - o increments the base register by an offset
 - o accesses the operand at the location pointed to by the *updated* base register.
 - o similar to memory [++r1] in C
- □ ARM's *auto-indexing* **pre**-indexed addressing mode is
 - o *indicated by* appending the suffix! to the end of the address.

☐ Consider the following ARM instruction:

```
\mathbf{r0}, [r1, \#8]! Choad r0 with the word pointed at by
```

can be any value, depending on the problem in hand.

```
;register r1 plus 8 and update the
```

```
; pointer by adding 8 to r1 r_1 = r_1 + 8
```

- ☐ The RTL definition of this instruction is given by ro would be the value store in position $[r0] \leftarrow [[r1] + 8]$ Access the memory 8 bytes beyond the base register r1 $[r1] \leftarrow [r1] + 8$ Update the pointer (base register) by adding the offset
- ☐ This *auto-indexing pre-indexed mode* does not cost additional execution time, because it is performed in parallel with memory access.

Auto-indexing Pre-indexed Addressing Mode


□ Consider this example of adding two arrays (each array is 8 elements of 4 bytes each).

```
; let's make the arrays 8 words long
Len EQU
     ADR r0, A - 4

ADR r1, B - 4

ADR r2, C - 4
                              ; register r0 points at 4 bytes prior
                              ; to the beginning of array A
                              ; register r1 points at 4 bytes prior
                              ; to the beginning of array B
                              ; register r2 points at 4 bytes prior
                              ; to the beginning of array C
     MOV r5, #Len
                              ; use register r5 as a loop counter
                             ; get element of A is would increment before using point, and is is why ; get element of B -4 is needed above
Loop LDR r3, [r0, #4]!
     LDR r4, [r1, #4]!
                              ;add two elements
     ADD r3, r3, r4
                              ; store the sum in C and it will answ matically update the value.
     STR r3, [r2,#4]!
 CII]= A[i] + b[i]
     SUBS r5, r5, #1
                             ; test for end of loop ; repeat until all done } ............
                                                                            125
     BNE Loop
```

Auto-indexing Pre-indexed Addressing Mode



Auto-indexing Post-indexed Addressing Mode

- □ Auto-indexing *post-indexed* addressing
 - o first accesses the operand at the location pointed to by the base register,
 - o then increments the base register.
 - o similar to memory[r1++] in in C
- □ ARM's auto-indexing **post**-indexed is **denoted** by placing the offset **outside** the square.

The amount of the increment can be any value, depending on the problem in hand.

□ Example:

LDR **r0**, [r1], #8; load r0 with the word pointed at by r1

; now do the post-indexing by adding 8 to r1

post index.

☐ The RTL definition of this instruction is:

127


This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

Auto-indexing Post-indexed Addressing Mode

☐ Consider this example of the addition of two arrays (8 elements each, 4 bytes each).


```
;let's make the arrays 8 words long
Len EQU
          r0,A
     ADR
                          ; register r0 points at array A
         r1,B
     ADR
                          ; register r1 points at array B
     ADR r2,C
                          ; register r2 points at array C
     MOV r5, #Len
                          ; use register r5 as a loop counter
                          Since the pointer is incremented after used, so wo; get element of A need of -4 this time.
Loop LDR r3, [r0], #4
     LDR r4, [r1], #4
                          ; get element of B
     ADD r3, r3, r4
                          ; add two elements
     STR r3, [r2], #4
                          ;store the sum in C
     SUBS r5, r5, #1
                          ;test for end of loop
     BNE
          Loop
                          ; repeat until all done
```

Register Indirect Addressing with Offset



Adjust the pointer then use the adjusted pointer.

Do NOT write-back (do not update) the adjusted pointer.



Adjust the pointer then use the adjusted pointer.

Write-back (update) the adjusted pointer.

(a) LDR r0, [r1,#12]
Offset added to base register to generate effective address. Operand accessed at effective address. Base register remains unchanged.

the pointer would rever updated and the program would reapeatly load the First elem


(b) LDR r0, [r1,#12]!

Offset added to base register to generate effective address.

Operand accessed at effective address.

Base register updated after access.

Why do not we have "Use the original base pointer then adjust the pointer" with "Do NOT write-back (do not update) the adjusted pointer"?



Use the original base pointer then adjust the pointer.

Write-back (update) the adjusted pointer.

LDR ro, [ri, Hiz]: post index, not write-back LDR ro, [ri, Hiz]!: pre index, write back LDR ro, [vi], Hiz: post index, write back.

This slide is a modified version of the original author's slide (A. Clements) and is used with per


(c) LDR r0, [r1], #12

Effective address specified by base register. Operand accessed at effective address Offset added to base register after the access.

129

d R. El-Sakka.

Summary of ARM Addressing Modes



[ri] = [ri] + i2 [ro] = [cri] [ro] = [cri] [ri] = [ri] + i2

[r1] = [r1]+12.