CS3350B Computer Organization Chapter 3: CPU Control & Datapath Part 3: CPU Control

Iqra Batool


Department of Computer Science University of Western Ontario, Canada

Monday February 26, 2024

Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation

Controlling the Datapath




Control Signals

- Just as we saw with circuits like MUX, DEMUX, ALU, some circuits need control signals to help data flow or control the operation of the circuit.
- For an entire CPU datapath, this is called the CPU controller.
 - The controller contains the logic which interprets instructions and sends out control signals.

 - Sometimes multiple signals are sent to one stage, each controlling a different component within a stage.


MIPS Datapath with Control Signals



Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation


Review: MUX



The control signal **S** determines which input is used to set the output.


- Controls the flow of data.
- Bit-width of control signal determined by *number* of inputs to choose between, not the bit-width of the input.

Review: ALU




The control signal **OP** determines which arithmetic or logical operation is actually performed.

Review: ALU Implementation




One possible ALU implementation. Do all of the operations, and control signal just controls a MUX to output.

Controlling Number Extenders




- Extender: A circuit which extends the bit-width of wire while maintaining its numerical value.
- Recall: we have both unsigned and signed numbers.
- Need a control signal to determine which to perform: ExtOp.

Controlling Data Storage: Register




- Normally, registers are controlled by the clock.
- But, we can have special registers whose states are only updated when a special control signal is activated.
- These registers are updated when the control signal is 1 and the clock tic occurs simultaneously.

Controlling Data Storage: Many Registers




- A register file is a collection of registers put together.
- RA and RB are the *indices* of the registers we want to read from.
- RW is the *index* of the register we want to write to.
 - On the clock, if write enable control signal is 1, then write the data on busW to register RW.
- Clock does not affect reads, only writes.

Controlling Data Storage: Data Memory



- A simplified data memory works much like a register file.
- Address specifies the memory address to read from or write to.
- DataOut is the data read from memory.
- DataIn is the data to be written.
- A write only occurs on the clock tic and when WriteEnable is 1.
- Clock does not affect reads.

MIPS with Control Signals




Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation

Controlling "Instruction Fetch Unit" and PC


- For most instructions simply perform PC = PC + 4.
- For branch inst. we must do a special extension of the immediate value and then add it to PC..
- The next PC is actually decided by MUX and the nPC_sel control signal.
- If the branch condition evaluates to true, then the control signal is set to 1 and the MUX chooses the branch address.



Recall: on branch instructions PC = PC + 4 + (imm << 2). The + 4 will become clear in next chapter.

Tracing add (1/2)


add \$rd, \$rs, \$rt



- Inst. writes to a register so the RegWr control signal must be true.
- lacktriangle The ALUctr signal is decided from the instruction \Rightarrow op and funct.
- add, addu, sub, subu, or, and, ..., all have opcode = 0 but a different funct.


ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Tracing add (2/2)



Tracing addui


addui \$rt, \$rs, imm



- Modify previous path to allow register or immediate as input to ALU.
- Modify previous path to allow write to rd or rt.
- R-type inst. have RegDst = 'rd'; I-type have RegDst = 'rt'.
- R-type have ALUSrc = 'rt' or 'busB'; l-type have ALUSrc = 'imm.'.

Tracing lw


lw \$rt, off(\$rs)



- Add ExtOp to allow for negative immediates.
- Add MemToReg to choose between ALU result and data read from memory.
- Arithmetic still occurs with \$rs + off to get memory address.


Tracing sw

sw \$rt, off(\$rs)




- Add a wire direct from register file to data memory.
- Add MemWr control to only write the read register value on a store instruction.
- \blacksquare Arithmetic still occurs with \$rs + off to get memory address.

Controlling Instruction Fetch Unit: Branch instructions beq \$rt, \$rs, imm.




- nPC_sel = Equal ∧ (opcode is a branch)
- If branch condition fails (if \$rs ≠ \$rt) or instruction is not a branch type, PC = PC + 4.
- Remember: datapath generally computes everything, control signals determine which results are actually read/redirected/stored/etc.

Cumulative Datapath with Control Signals



Control Signals Values



imm16

nPC_sel: '+4', 'branch'

RegDst: 'rd', 'rt'

■ RegWr: 1 ⇒ 'write'

ExtOp: 'zero', 'signed'

■ ALUSrc: 'rt'/'busB', imm.


 \blacksquare MemWr: $1 \Rightarrow$ 'write'

■ MemToReg: 'ALU', 'Mem'

ALUCtr: 'add', 'sub', '<', '>',
 '==', '!=', 'or', 'and', ...

Tracing add in full

add \$rd, \$rs, \$rt



Summary of Control Signals

func	10 0000	10 0010	Doesn't Matter						
ор	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010		
	add	sub	ori	lw	SW	beq	jump		
RegDst	1	1	0	0	Х	Х	×		
ALUSrc	0	0	1	1	1	0	×		
MemtoReg	0	0	0	1	Х	Х	×		
RegWrite	1	1	1	1	0	0	0		
MemWrite	0	0	0	0	1	0	0		
nPC_sel	0	0	0	0	0	1	?		
Jump	0	0	0	0	0	0	1		
ExtOp	×	×	1	1	1	Х	×		
ALUctr	Add	Subtract	Or	Add	Add	Equal	х		

 $x = \mathsf{Don't}\ \mathsf{care}\ /\ \mathsf{Doesn't}\ \mathsf{matter}$


Note: numeric values not really important. Just gives semantic meaning.

$$ightharpoonup$$
 e.g. RegDst = 'rd'

Outline

- 1 Overview
- 2 Control Signals
- 3 Tracing Control Signals
- 4 Controller Implementation

The Controller: Many Inputs, Many Ouputs



Possible Boolean Expressions for Controller

```
RegDst = add + sub
ALUSrc = ori + Iw + sw
MemtoReg = Iw
RegWrite = add + sub + ori + lw
MemWrite = sw
nPCsel = beq
Jump = jump
ExtOp = Iw + sw
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01 SUB, 10 OR)
ALUctr[1] = or
\mathsf{rtype} = \overline{op_5} \cdot \overline{op_4} \cdot \overline{op_3} \cdot \overline{op_2} \cdot \overline{op_1} \cdot \overline{op_0}
ori
            = \overline{op_5} \cdot \overline{op_4} \cdot \mathsf{op}_3 \cdot \mathsf{op}_2 \cdot \overline{op_1} \cdot \mathsf{op}_0
lw
             = \mathsf{op}_5 \cdot \overline{op_4} \cdot \overline{op_3} \cdot \overline{op_2} \cdot \mathsf{op}_1 \cdot \mathsf{op}_0
             = \mathsf{op}_5 \cdot \overline{op_4} \cdot \mathsf{op}_3 \cdot \overline{op_2} \cdot \mathsf{op}_1 \cdot \mathsf{op}_0
SW
            = \overline{op_5} \cdot \overline{op_4} \cdot \overline{op_3} \cdot op_2 \cdot \overline{op_1} \cdot \overline{op_0}
beq
             = \overline{op_5} \cdot \overline{op_4} \cdot \overline{op_3} \cdot \overline{op_2} \cdot op_1 \cdot \overline{op_0}
jump
\mathsf{add} = \mathsf{rtype} \cdot \mathsf{func}_5 \cdot \mathit{func}_4 \cdot \mathit{func}_3 \cdot \mathit{func}_2 \cdot \mathit{func}_1 \cdot \mathit{func}_0
sub = rtype \cdot func_5 \cdot \overline{func_4} \cdot \overline{func_2} \cdot \overline{func_2} \cdot func_1 \cdot \overline{func_0}
                                                                                 rd
                                                                                              shamt
                                                                                                                funct
                               op
                                                rs
                                                                 rt
```

5 bits 6 bits


5 bits

5 bits

5 bits


6 bits

Implementing The Controller



Look familiar? Same scheme as a programmable logic array (PLA).

Patterson & Hennessy: Controller



Single Cycle Processor: Summary

- Instruction Set Architecture ↔ Datapath.
 - ☐ Instructions determine circuits needed in datapath.
 - → Limitations of circuits influence allowable instructions.
- Classic RISC Datapath: IF, ID, EX, MEM, WB.
- Clock cycle must be long enough to account for time of critical path through datapath.
- MUX control flow of data through datapath.
- Controller takes opcode and funct as input, outputting the control signals that control MUXs, ALU, writing.
 - □ Boolean logic here is complex must account for every possibly combination of instructions and data.