These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.

Tutorial 10: ARM Shift Instructions

Computer Science Department

CS2208: Introduction to Computer Organization and Architecture

Winter 2020-2021


Instructor: Mahmoud R. El-Sakka


Office: MC-419


Email: elsakka@csd.uwo.ca

Phone: 519-661-2111 x86996


- ☐ Shift operations move bits one or more places left or right.
 - Logical shifts
 - insert a 0 in the vacated position.
 - o Arithmetic shifts
 - replicate the sign-bit during a right shift
 - o Circular shifts
 - the bit shifted out of one end is shifted in the other end i.e., the register is treated as a ring
 - Circular shifts through carry
 - included the carry bit in the shift path







In a rotate operation, the bit shifted out is copied into the bit vacated at the other end (i.e., no bit is lost during a rotate) The bit shifted out is also copied into the carry bit.



- □ ARM support both *static* and *dynamic* shifts (except *rotate through carry* instruction which allows *only one single shift* per instruction)
 - o In *static shift*, the number of shift places is determined *when the code is written*
 - o In *static shift*, the range of the number of shift places is as follow:
 - LSL: the range is from #0 to #31 (32 different values)
 - LSR: the range is from #1 to #32 (32 different values)
 - ASR: the range is from #1 to #32 (32 different values)
 - ROR: the range is from #1 to #31 (31 different values)

 The remaining value is used to encode RRX
 - **POR** + a shift of $\#0 \implies RRX$

Only 5 bits are needed to encode the amount of shifts.

In case of LSR and ASR, the value #32 is encoded as 00000

- o In *dynamic shift*, the number of shift places
 - is determined when the code is executed, i.e., at run time
 - If the number of dynamic shifts is ≥ 32 , zero will be stored in the destination

- □ **ARM** implements only the following five shifts
 - o **LSL** logical shift left
 - o **LSR** logical shift right
 - ASR arithmetic shift right
 - o **ROR** rotate right
 - o **RRX** rotate right through carry (one shift)
- □ Other shift operations have to be synthesized by the programmer.
 - o An arithmetic shift left is effectively the same as a logical shift left
 - o For a 32-bit value, an *n*-bit rotate shift left is identical to a 32 n rotate shift right
 - Rotate left through carry can be implemented by means of
 ADCS r0, r0, r0; add r0 to r0 with carry and set the flags
 - The instruction means r0 + r0 + C, i.e., $2 \times r0 + C$, i.e.,
 - shifting left the content of r0
 - store the value of C in the vacant bit to the left, and
 - storing the shifted out bit in the carry flag

- ARM has no explicit shift operations!!.
- □ ARM combines shifting with other data processing operations, where
 - the <u>second operand</u> in the arithmetic operation (i.e., the <u>LAST parameter in</u> <u>the assembly arithmetic instruction</u>) is allowed to be shifted <u>before</u> it is used.
 - o For example,

ADD
$$\mathbf{r0}$$
, r1, r2, LSL #1 ; $[r0] \leftarrow [r1] + [r2] \times 2$

- logically shift left the contents of r2,
- add the result to the contents of r1, and
- put the results in r0
- □ ARM also combines shifting with moving operations
 - o This way, a shift operation can be performed as a stand alone operation.
 - For example,


MOV
$$r3$$
, $r3$, LSL #1 ; $[r3] \leftarrow [r3] \times 2$


• ARM provides pseudo shift instructions, which are translated to MOV instructions.


LSL **r3**, #1





```
AREA prog1, code, READONLY
ENTRY
MOV r3, #2
LDR r1, =0xCCCCCCCC; in binary 1100 1100 1100 1100 1100 1100 1100
LSLS r1,r1,#5
LSLS r1,r1,r3
LSRS r1, r1, #10
LSRS r1, r1, r3
ASRS r1, r1, #2
LSLS r1, r1, #15
ASRS r1, r1, #16
ASRS r1, r1, r3
RORS r1, r1, #4
RORS r1, r1, r3
RRXS r1,r1
RRXS r1, r1
RRXS r1, r1
RRXS r1, r1
END
```






















































































```
AREA prog1, code, READONLY
ENTRY
MOV r3, #2
LDR r1, =0xCCCCCCCC; in binary 1100 1100 1100 1100 1100 1100 1100
LSL r1,r1,#5
LSL r1,r1,r3
LSR r1, r1, #10
LSR r1,r1,r3
ASR r1,r1,#2
LSL r1, r1, #15
ASR r1, r1, #16
ASR r1, r1, r3
ROR r1, r1, #4
ROR r1, r1, r3
RRX r1,r1
RRX r1, r1
RRX r1, r1
RRX r1, r1
END
```

Repeat the example again without the

