
# Part 0x5

### CHAPTER 3

Architecture and Organization



Alan Clements

These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.



Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>

#### **ARM's Data-Processing Instructions**


update the prosessor. Hafs. Addition ADD, ADC, ADDS, ADCS ~ Subtraction SUB, RSB, To learn more about any ARM assembly instruction, SUBS, RSBS you can just Google the words ARM Keil + the operation-code. Negation NEG, NEGS For example, to learn more about "ADD" instruction, you need to Google("ARM Keil add"). Move MOV, MVN, It is usually the first link. MOVS, MVNS Multiplication MUL, MLA, MULS, MLAS Bitwise logic AND, ORR, EOR, BIC, ANDS, ORRS, EORS, BICS Comparison CMP, CMN, TEQ, TST Shift LSL, LSR, ASR, ROR, RRX,

LSLS, LSRS, ASRS, RORS, RRXS

#### ARM's Data-Processing Instructions (Arithmetic Instructions: Addition)

- ☐ A simple ADD (and ADDS) instruction adds two <u>32-bit</u> values.
- DARM also has an ADC (add with carry), as well as ADCS, that adds two 32-bit values together with the carry bit.

  O This allows extended precision arithmetic as Figure 3.21 demonstrates.



(a) Single-precision addition. When r0 is added to r1, the result is loaded into r2, and the carry bit is loaded into the carry flag.

(b) Double-precision extended addition. When r0 is added to r2, any carry out is stored in the the carry bit. When r1 is added to r3, the carry bit is added to their sum. In other words, the carry out generated by ADDS r4, r0, r2 becomes the carry in used by ADC r5, r1, r3. ⊌ id R. El-Sakka.

€an be extended to

integers of arbitrary lenath

### ARM's Data-Processing Instructions (Arithmetic Instructions: Subtraction)

- ☐ Beside the *normal subtraction* (SUB), ARM also provides *reverse subtraction* (RSB)
  - o SUB r1, r2, r3;  $[r1] \leftarrow [r2] [r3]$
  - o RSB r1, r2, r3;  $[r1] \leftarrow [r3] [r2]$
- □ RSB is useful, as ARM treats its operands differently.
  - o For example, to perform [r1] ← 10 -[r2], you can **not** use

SUB r1, #10, r2 ; THIS IS WRONG

instead, you can use

RSB **r1**, r2, #10 ; **CORRECT** 

In ARM, the 2nd operant most be a register or a wonstant.

## ARM's Data-Processing Instructions (Arithmetic Instructions: Subtraction)

□ Note that

means

When having 3 perands instruction, if the 1<sup>st</sup> and 2<sup>nd</sup> operands are the same registers, it is allowed to short-hand the instruction by typing the register once. The assembler will take care of this short-hand and repeat the operand.

## ARM's Data-Processing Instructions (Arithmetic Instructions: Negation )

□ Negation is to <u>subtract a number from 0</u> (arithmetic complement, i.e., 2's complement)

The end effect as if multiplying the operand by -1

- ARM does not have a negation instruction as such
- o Instead, ARM provides a *pseudo instruction* called NEG

NEG r1, r2. • • NEG instruction has only two operands.

- o The RSB instruction is utilized to implement NEG
  - To negate r2 (i.e., calculating 0 [r2]) and store the result in r1,

• To negate r2 (i.e., calculating 0 - [r2]) and store the result in r2,

NEG **r2**, r2

Can not be shortened to NEG r2

RSB **r2**, r2, #0

NEG has only 2 operants.

Or simple

RSB r2, #0 short hand.

59

#### **ARM's Data-Processing Instructions** (Arithmetic Instructions: Move and Move NOT)

- ☐ ARM provides a MOV instruction that copies the value of the second operand into the first operand
  - o To copy the content of r1 to r0,

MOV r0, r1 · · · MOV instruction has only two pperands.

- $\square$  ARM also provides MVN (*move* **not**) that performs a bitwise logical complement operation (i.e., logical NOT) on the value of the second operand (i.e., flipping each zero to one and each one to zero), and places the result into the first operand
  - o To copy the *logical complement* of the content of r1 to r0,

MVN ro, r1 · · · MVN instruction has only two operands.

## ARM's Data-Processing Instructions (Arithmetic Instructions: Multiplication)

**MUL** can not be shortened to two operands

- ☐ The *multiply* instruction, MUL **Rd**, Rm, Rs
  - o Takes two 32-bit signed integer values from registers Rm and Rs
  - o Forms their 64-bit product
  - o Stores in 32-bit register Rd the lower-order 32 bits of the 64-bit product.

```
MOV r0, #121 ; load r0 with 121

MOV r1, #96 ; load r1 with 96

MUL r2, r0, r1 ; r2 = r0 x r1
```

☐ A 32-bit by 32-bit multiplication is *truncated* to the lower-order 32 bits.

```
64 bits. 23 Lost 32 bits
```

- ☐ In MUL instruction, *same register* <u>can't</u> be used to specify both the <u>destination</u> Rd and the <u>operand</u> Rm,
  - o because ARM's implementation uses Rd as a temporary register during multiplication. This is a feature of the ARM processor.
- □ ARM *does not* allow multiply by a constant

all operants must be registers.

61

## ARM's Data-Processing Instructions (Arithmetic Instructions: Multiplication)

- □ ARM has a *multiply and accumulate* instruction, MLA, that
  - o performs a multiplication and adds the product to a running total.
- ☐ MLA instruction has a four-operand form:

```
MLA Rd, Rm, Rs, Rn ; [Rd] = [Rm] \times [Rs] + [Rn].
```

#### MLA can not be shortened to three operands

- ☐ As in the normal MUL instruction,
  - o A 32-bit by 32-bit multiplication is *truncated* to the <u>lower-order 32 bits</u>.
  - same register <u>can't</u> be used to specify both the <u>destination</u> Rd and the <u>operand</u> Rm
- □ ARM *does not* allow multiply by a constant

#### ARM's Data-Processing Instructions (Arithmetic Instructions: Multiplication)

- □ ARM's *multiply and accumulate* supports the calculation of an *inner product* (a.k.a.  $dot\ product$ ).

  The inner product of two vectors  $\mathbf{a} = [a_1, a_2, ..., a_n]$  and  $\mathbf{b} = [b_1, b_2, ..., b_n]$  is defined as

$$s = \mathbf{a} \cdot \mathbf{b} = \sum_{1}^{n} a_i b_i = a_1 b_1 + a_2 b_2 + \dots + a_n b_n$$

## ARM's Data-Processing Instructions (Arithmetic Instructions: Multiplication)

☐ The following program shows how the multiply and accumulate instruction is used to form the inner product between n-component vectors, Vector1 and Vector2

```
AREA MultiplyAndAccumulateExample, CODE, READONLY
        ENTRY count The number in the array.
                           ;4 components in this example
        EOU
n
                       ;r4 is the loop counter
        MOV
             r4,#n
             r3, #0 add; clear the inner product accumulator
        MOV
        ADR r5, Vector14); r5 points to vector 1
        ADR r6, Vector2 ; r6 points to vector 2
                           ; REPEAT take vs a pointer, read 4 bytes
             r0, [r5], (#4)
        LDR
Loop
                              read a component of A after rs, load it to
                   anto increment ind update the pointer
       LDR r1, [r6], #4; get the second element two con't be the same and update the pointer
                             add new product term to the total
                              (r3 = r3 + r0 \cdot r1)
        SUBS r4, r4, #1
                           ; decrement the loop counter
                           ; (and remember to set the CCR)
    17 7420
                           ;UNTIL all done
             Loop
                                                                        64
Vector1 DCD 1,2,3,4
```

## ARM's Data-Processing Instructions (Arithmetic Instructions: Multiplication)

- ☐ In addition to the 32-bit MUL and MLA, ARM includes several forms of multiplication instruction, including
  - UMLL Unsigned long multiply
     (Rm × Rd yields 64-bit product in two registers)
  - o UMLAL Unsigned long multiply-accumulate
  - o SMULL Signed long multiply
  - o SMLAL Signed long multiply-accumulate

these will not be used in this course.

### ARM's Data-Processing Instructions (Arithmetic Instructions: Division)

- □ ARM *does not implement a division* operation (at least in its basic models)
- ☐ If needed, the programmer must write a suitable division routine to implement division

### ARM's Data-Processing Instructions (Bitwise Logical Operations)

```
□ Logical operations are known as bitwise operations because they are
   applied to the individual bits of a register
                 AND each bits. to all 32 bits.
        AND r2, r1, r0 \rightarrow Example: 11001010 . 00001111 \rightarrow 00001010
It is
ORR
      \longrightarrow ORR r2, r1, r0 → Example: 11001010 + 00001111 \rightarrow 11001111
not
OR.
        EOR r2, r1, r0 \rightarrow Example: 11001010 \oplus 00001111 \rightarrow 11000101
        MVN r2, r0 \rightarrow Example: 11001010 \rightarrow
                                      Move not.

Flip each bits 100 '

the rest of 32 bits.
```

☐ The MVN operation can also be performed by using an EOR with the second operand equal to FFFFFFFFF (i.e., 32 1's in a register)

o the value of  $x \oplus (11...1111)_2$  is = NOT x.

```
MOV r1, #0xFFFFFFFF
EOR r2, r1, r0 ; Same as MVN r2, r0
```

68

## ARM's Data-Processing Instructions (Bitwise Logical Operations)

- □ Example 1: suppose that
  - o register r0 contains the 8 bits bbbbbbxx,
  - o register r1 contains the 8 bits bbbyyybb and
  - o register r2 contains the 8 bits zzzbbbbb, where
  - o x, y, and z represent the bits of desired fields and
  - o the b's are unwanted bits.
- $\Box$  We wish to pack these bits to get the final value zzzyyyxx stored in r0.
- ☐ We can achieve this by:

ORR

OR.

```
AND r0,r0,#2_11 ;Mask r0 to two bits xx

AND r1,r1,#2_11100 ;Mask r1 to three bits yyy

AND r2,r2,#2_11100000 ;Mask r2 to three bits zzz

ORR r0,r0,r1 ;Merge r1 and r0 to get 000yyyxx

ORR r0,r0,r2 ;Merge r2 and r0 to get zzzyyyxx
```

#### The Keil assembler uses a prefix

- 2\_ to indicate binary
- o 8 to indicate octal
- o Ox or & to indicate hexadecimal
- o no prefix to indicate decimal

### ARM's Data-Processing Instructions (Bitwise Logical Operations)

- □ Example 2: suppose we have an 8-bit string abcdefgh and
- $\square$  we wish to

  - o clear bits b and d, > make sare to be o o set bits a, e, and f, and > make sare to be I
  - o toggle (invert) bit h, For.
  - i.e., generate the following output 10c011gh
- ☐ We can achieve this by:

```
AND \mathbf{r0}, r0, #2 10101111 ;Clear bits b and d to get a0c0efgh
ORR r0, r0, #2 10001100 ; Set bits a, e, and f to get 10c011gh
EOR r2, r2, #2 1
                 ;Toggle bit h
```

```
clear => AND
set => ORR
invert => EOR.
```

## ARM's Data-Processing Instructions (Bitwise Logical Operations)

- □ *ARM* provides a *bit clear* instruction, **BIC**, that
  - o ANDs its first operand with the *complement* of its second operand.
- **Example:** suppose we have r1 = 10101010 and r2 = 00001111.
  - The instruction BIC r0, r1, r2 yield 10100000
  - Same thing can be done using AND **r0**, r1, #0xffffffff wmplement of the mask.

## ARM's Data-Processing Instructions (Arithmetic Instructions: Comparison)

- ☐ In ARM, Comparisons can be *implicit* or *explicit*
- Both implicit and explicit comparisons modify the contents of 

  the condition code register (CCR), a.k.a. current program status register (CPSR), which is later can be tested to determine whether execution continues in sequence or a branch is taken
  - o Example of *implicit* comparison SUES **r1**, r1, r2
  - o Example of *explicit* comparison

```
compare. CMP r1, r2
```

This instruction will evaluate r1 - r2 without storing the result, and set the condition code register

```
CMP r1,r2 ;is r1 = r2?

BEQ DoThis ;if equal then goto DoThis

ADD r1,r1,#1 ;else add 1 to r1

B Next ;jump past the then part

CoThis SUB r1,r1,#1 ;subtract 1 from r1

Next ;both forks end up here
```

### ARM's Data-Processing Instructions (Arithmetic Instructions: Comparison)

- □ ARM has *four* instructions in its *test-and-compare* group which *explicitly update the condition code flags* (i.e., no need to append an S to any of them)
  - o CMP (compare instruction)
    - Subtracts the second operand from the first and update all flags.
  - o **TEQ** (test equivalent instruction)
    - Determines whether two operands are equivalent or not (similar to **EORS**, except that the result is discarded)
    - TEQ does <u>not</u> update the <u>overflow flag</u> or the <u>carry flag</u>

o **TST** (test instruction)

BNE,

not

BEQ

- Compares two operands by **ANDing** them together and *update flags*
- Usually used to *test individual bits*;
- TST does <u>not</u> update the <u>overflow flag</u> or the <u>carry flag</u>

```
TST r0, #2 00100000 ;AND r0 with 00100000 to test bit 5
^{ullet} BNE LowerCase ;If bit 5 is 1, jump to lowercase
```

- **CMN** (compare negative instruction).
- 2's complements the second operand before performing the comparison CMN r1, r2 ; evaluates [r1] - (-[r2])
  - - ; i.e., evaluate [r1] + [r2]

no result 25 made

Register <

Carry

### ARM's Data-Processing Instructions (Shift Operations)


- □ Shift operations move bits one <u>or more</u> places <u>left</u> or <u>right</u>.
  - o Logical shifts
    - *insert a 0* in the vacated position.
  - o Arithmetic shifts
    - replicate the sign-bit during a right shift
  - Circular shifts

Operand

(c) Rotate

- the bit shifted <u>out of one end is shifted in the other end</u> i.e., the register is treated as a ring
- o Circular shifts through carry
  - included the carry bit in the shift path

into the carry bit.



### ARM's Data-Processing Instructions (Shift Operations)

Examples of logical shifts on a 16-bit value

Source string	Direction	Number of shifts	Destination string
<b>0</b> 110011111010111	Left	1	110011111010111 <b>0</b>
<b>01</b> 10011111010111	$\operatorname{Left}$	2	10011111010111100
<b>011</b> 0011111010111	Left	3	00111110101111000
011001111101011 <b>1</b>	Right	1	0011001111101011
01100111110101 <b>11</b>	Right	2	0001100111110101
0110011111010 <b>111</b>	Right	3	0000110011111010


## ARM's Data-Processing Instructions (Shift Operations)

- ☐ The *rotate through carry* instruction (sometimes called *extended shift*) included the carry bit in the shift path.
  - o The carry bit is shifted into the bit of the word vacated, and
  - o the bit of the word shifted out is shifted into the carry.
- ☐ If the carry = 1 and the eight-bit word to be shifted is 01101110, a rotate left through carry would give 11011101 and

carry = 0

FIGURE 3.24 The rotate through carry

Rotate right through carry



- □ ARM has no explicit shift operations!!.
- □ ARM combines shifting with other data processing operations, where
  - o the <u>second operand</u> in the arithmetic operation (i.e., the <u>LAST parameter in</u> <u>the assembly arithmetic instruction</u>) is allowed to be shifted <u>before</u> it is used.
  - o For example,

```
ADD \mathbf{r0}, r1, r2, LSL #1 ; [\mathbf{r0}] \leftarrow [\mathbf{r1}] + [\mathbf{r2}] \times 2
```

- logically shift left the contents of r2,
- add the result to the contents of r1, and
- put the results in r0
- □ ARM also combines shifting with moving operations
  - o For example, MOV  $\mathbf{r3}$ , r3, LSL #1 ;  $[r3] \leftarrow [r3] \times 2$
  - ARM provides **pseudo** shift instructions, which are translated to MOV instructions.
  - o For example,
     LSL r3, r3, #1 ; will be converted to:
     MOV r3, r3, LSL #1
     or simply
     LSL r3, #1

- □ ARM support both static and dynamic shifts (except rotate through carry instruction which allows *only one single shift* per instruction)
  - o In *static shift*, the number of shift places
    - is determined *when the code is written*
    - can only have the following values, inclusive: o: no change of the solu
    - LSL: allowable values are from #0 to #31 (32 different values)

      LSR: allowable values are from #1 to #32 (32 different values)
  - orithmetic ASR; allowable values are from #1 to #32 (32 different values)
  - \*\* ROR: allowable values are from #1 to #31 (31 different values)

The remaining value is used to encode RRX

- In *dynamic shift*, the number of shift places
  - is determined when the code is executed, i.e., at run time
- You can perform *dynamic shifts* as follow

MOV **r4**, r3, LSL r2 ; 
$$[r4] \leftarrow [r3] \times 2^r2$$
 or LSL **r4**, r3, r2 ;  $[r4] \leftarrow [r3] \times 2^r2$ 

This instruction

- shifts the contents of r3 left by the value in r2 and
- o puts the result in r4.
- If the value in r2 is  $\geq 32$ , zero will be stored in r4

□ ARM implements only the following five shifts

LSL logical shift left

LSR logical shift right

ASR arithmetic shift right

ROR rotate right

RRX rotate right through carry (one shift)

□ Other shift operations have to be synthesized by the programmer.

- □ Other shift operations have to be synthesized by the programmer.
  - An arithmetic shift left is effectively the same as a logical shift left
  - For a 32-bit value,
     an *n*-bit rotate shift left is identical to a 32 n rotate shift right
  - o Rotate left through carry can be implemented by means of ADCS r0, r0, r0; add r0 to r0 with carry and set the flags
    - The instruction means r0 + r0 + C, i.e.,  $2 \times r0 + C$ , i.e.,
      - shifting left the content of r0
      - store the value of C in the vacant bit to the left, and
      - storing the shifted-out bit in the carry flag