
7-44	rord	2/2	26. 1. 2. 2
DCD S2 bit	rord  '': Single ch	er, DCD, L	ocw, b cis
()CW 16 bit			
DC13 8 bee	" ": string, 1	DUB only	
ALIGN align to a	- divisible by 4	add:	
= Same as	DCB. i.e. x	= 0×41	
ζ	DCD X	2 0×1231	456
% SPACE	allocate and zer	o a space	
0×/2 hex	e.g. MOV 21, #	29C	
	DCD 29C		
2- binary	ef. DCD 2-10	00011100	
8- octal	e.f. MOV RI,	18-234	
AREA PROG1, code, readonly	R o	PL	27L
ENTRY			
LDR R0, [R1]	0 x E5910000	OXY	[RO] < [[RI]]
LDR R0, 0xFF	OXFP	0×8	PO] < OXFF
LUN NU, UXI F			
LDR R0, 0xFFF	oxfff	oxc	[RO] & EXFEF
LDR R0, 0xFFF  LDR R0, X; pseudo-instructions	0×PFF 0×AAAAAAA	0×0	[RO] + 6× FEF
LDR R0, 0xFFF  LDR R0, X; pseudo-instructions  LDR R0, =X; pseudo-instruction	0×FFF 3 0×AAAAAAAA ldress		
LDR R0, 0xFFF  LDR R0, X; pseudo-instructions	OXFFF  SOXAAAAAAA  ldress  ns OXIC	0×10	[20] < [×]
LDR R0, 0xFFF  LDR R0, X; pseudo-instructions  load x's add  LDR R0, =X; pseudo-instruction	OXFFF  SOXAAAAAAA  ldress  ns OXIC	0×10	[20] < [x]



```
test.s
                                                                                                      ф×
                                                                                  Registers
       AREA More data definitions, CODE, READONLY
  1
                                                                                  Register
                                                                                           Value
       ENTRY
                                                                                    Current
       MOV r0, # 0xFC ;Store a Positive HEX number in r0
                                                                                            0x000000FC
       MOV r1, #-0xFC ;Store a negative HEX number in r1
                                                                                            0xFFFFFF04 - 0 x f c
0x0000000F0 24D
       MOV r2, # 240
                    ;Store a Positive decimal number in r2
                                                                                     R2
                                                                                            0x000000F0 24D
0xFFFFFF10 -24D
                                                                                     R3
       MOV r3, # -240 ;Store a negative decimal number in r3
                                                                                            0x000000000
0x000000000
   7 loop B loop
                    ;the "=" here means DCB
   8 \text{ one} = 1.1.1.1
                                                                                     RA
                                                                                            0.400000000
                                                                                            0x00000000
0x00000000
                    ;the "&" here means an ASCII code in HEX (MUST BE between 00 and FF)
   9 Letter DCB &41
                    ;The "0x" prefix is NOT allowed after the "&"
                                                                                     R8
  10
                                                                                     R9
                                                                                            0.400000000
  11
                    ;DCB can start at any memory location.
                                                                                            0x00000000
0x00000000
  12 two DCW 2
                    :Must start at an even address location
                                                                                     R11
  13
                    ;One byte to be skipped to adjust the location counter.
                                                                                     R12
                                                                                            0.400000000
                                                                                            0x00000000
                    :IF YOU PUT ALIGN BEFORE THIS DOW, IT WILL SKIP 3 BYTES, NOT JUST ONE,
  14
                                                                                     R14 (LR)
                                                                                            0x00000000
                    ; TO MAKE THE ADDRESS DIVISIBLE BY 4
  15
                                                                                            0x000000010 4 Unes
0x000000003 emuteo
                                                                                     R15 (PC)
  16 four & 4,4
                    ;the "&" here means DCD
                    ;DCD must start at a divisible by 4 address location
                                                                                     - SPSR
       DCD 2_1010
                      ;Binary positive number
                                                                                    User/System
  18
                                                                                    Fast Inte...
  19
       DCD -2_1010
                       ;Binary negative number
                                                                                    Interrupt
  20
       DCD 8 12345670
                       ;Octal positive number
                                                                                    Supervisor
       DCD -8_12345670
  21
                       :Octal negative number
                                                                                    Abort
      DCB 1
                       ;Any data directive can be without label
                                                                                    Undefined
                                                                                    Internal
PC $
Mode
  23 data_1 SPACE 5
                    ;reserves a ZEROED 5 bytes block of memory
                                                                                            0x00000010
  24 data_2 % 5
                    ;the "%" here means SPACE
                                                                                            Supervisor
  25
       ALIGN
                    ; ADVANCE THE LOCATION COUNTER TO THE NEXT DIVISIBLE BY 4 ADDRESS LOCATION
                                                                                     States
  26 data 3 SPACE 5
                                                                                            0.00000000
       DCB "AAAAAAA"
  27
Memory 1
                                       п
 Address: 0
0x000000000: E3 A0 00 FC
                                           MOU TO, HOXFL
                                           MOU VI, A-OXFL
0x000000004: E3 E0 10 FB
                                           MOV 72, 240
0x000000008: E3 A0 20 F0
0x0000000C: E3 E0 30 EF
                                           MOU 73, -240
                                           LOOP B 100P
0x00000010: EA FF FF FE
0x00000014: 01 01 01
                                           DCB 1, 1, 1, 1
0x00000018: 41 00 00 02
                                         DCB 0x41 DCW 2
DCW would only start at half/full word
0x0000001C: 00 00 00 04
0x00000020: 00 00 00 04
                                           DCD 4,4
0x00000024: 00 00 00 0A
                                           DCD 2-1010
0x00000028: FF FF FF F6
                                           DCD -2-1010
0x0000002C: 00 29 CB B8
                                           DCD 8-12345670
                                           DCD -8-12345670
0x00000030: FF D6 34 48
0x00000034: 01 00 00 00
                                           DCB 1
                                           data - 1 SPACES
0x00000038: 00 00 00 00
0x0000003C: 00 00 00 00
                                           data-2 SPACES
                                          > vaccent due to ALIGN
0x00000040: 00 00 00 00
                                           data_3 SPACES
0x00000044: 00 41 41
                                       "AAAAA"
0x00000048: 41 41 41
0x0000004C: 00 00 00
                                  00
0x00000050: 00 00 00 00
```

Shifts:
Static:
logical: LIR: implement 0 in vacant position
arthinetic: L: same as LSL
Rireplicate sign bits
circular LIR: the bit shift-out in one end shift-in in
another end
Circular with carry: the carry but is in circular -wo.
* the sign bit is in circular in both ROR/RRX.
LSL: #0 m H31 ASL 2s implemented in LSL.
LSR: AIN #32 (LSR Flo is same as LSL #10).
ASR=#1~#32
ROR: #1 ~ #31 (ROL #n = ROR #32-n).  RRX shift one position  L per time
CROR+ a shift of #0->RRX).
dynamic: the number change in runtime.
if the number of dynamic shift 232,
zero will store in destination.
* ARM has NO explicit shift operation. All shifts are done with
other data processing operations.