Study Questions (Chapter 03 – Part 5)

- 1. Question 3.10 on page 224: Why does the ARM provide a reverse subtract instruction RSB $\mathbf{r0}$, r1, r2, that implements [r0] = [r2] [r1], when the normal subtraction instruction SUB $\mathbf{r0}$, r2, r1, will do exactly the same job?
- 2. Question 3.20 on page 224: What is the difference between the TEO, TST, CMP and CMN comparison instructions?
- TEQ: test equality TST: test single bit CMP: r2-r1, mpd flags.

 3. Question 3.47 on page 226: What is wrong with the following instruction? CMV: r1+r2.

 MLA r0, r0, r1, r2

4. How to extend ARM arithmetic capabilities to make it able to add two extended precisions integer values (64-bits each). Give an example. Write down all assumptions you will make.

- How to extend ARM arithmetic capabilities to make it able to add two extended precisions integer values (96-bits each). Give an example. Write down all assumptions you will make.
 - 6. What are the main differences between ADD, ADDS, ADC, and ADCS? Provide numeric examples to demonstrate the differences.
 - 7. What are the main differences between SUB, SUBS, SBC, and SBCS? Provide numeric examples to demonstrate the differences.
 - 8. What are the differences between NEG and MVN?
 Provide numeric examples to demonstrate the differences.
 - 9. What are the main differences between RSB, RSBS, RSC, and RSCS? Provide numeric examples to demonstrate the differences.
 - 10. What are the main differences between SUB, SUBS, RSB, and RSBS? Provide numeric examples to demonstrate the differences.
 - 11. What are the main differences between MUL, MULS, MLA, and MLAS? Provide numeric examples to demonstrate the differences.
 - 12. NEG is a pseudo instruction. How does ARM implement it?
 - 13. LSL is a pseudo instruction. How does ARM implement it?

 - 15. ASR is a pseudo instruction. How does ARM implement it?
 - 16. ROR is a pseudo instruction. How does ARM implement it?
 - 17. RRX is a pseudo instruction. How does ARM implement it?
 - 18. Question 3.11 on page 224: If r1 = 111100001110001010100000111111101, and r2 = 000000001111111110000111100001111, what is the value of r3 after executing BIC r3,r1,r2?

implemented.

19. Question 3.18 on page 224: Write one or more ARM instructions that will <u>clear bits 20 to 25</u> inclusive in register r0. All the other bits of r0 should remain unchanged.

- 20. What are the main differences between AND, ANDS, BIC, and BICS? Provide numeric examples to demonstrate the differences.
- 21. Question 3.12 on page 224: If $r1 = 0FFF_{16}$, and r2 = 4, what is the value of r3 after each of the following instructions has been executed (assume that each instruction uses the same data).
 - a. MOV r3,r1, LSL r2
 - b. MOV r3,r1, LSR r2
 - c. MVN r3,r1, LSL r2
 - d. MVN r3,r1, LSR r2
- 22. Question 3.13 on page 224: If $r1 = 00FF_{16}$, what is the value of r0 after each of the following instructions has been executed (assume that each instruction uses the same data)?
 - a. ADD r0,r1,r1, LSL #2
 - b. ADD **r0**,r1,r1, LSL #4
 - c. ADD r0,r1,r1, ROR #4
- 23. Question 3.14 on page 224: What is the effect of the instruction MOV r0,r0, ASR #31?
- 24. Question 3.36 on page 225: Without using the ARM's multiplication instruction, write one or more instructions (using ADD, SUB, and shifting) to multiply by the following integers:
 - a. 33
 - b. 1025
 - c. 4095
- 25. In ARM assembly language, how the RRX shift is encoded?
- 26. In ARM assembly language, how is the arithmetic shift left operation synthesized? Give an example.
- 27. In ARM assembly language, how is the rotate shift left operation synthesized? Give an example.
- 28. In ARM assembly language, how is the rotate shift left through carry operation synthesized? Give an example.