
Part 0xC

CHAPTER 3

Architecture and Organization



Alan Clements

These slides are being provided with permission from the copyright for in-class (CS2208B) use only. The slides must not be reproduced or provided to anyone outside of the class.

All download copies of the slides and/or lecture recordings are for personal use only. Students must destroy these copies within 30 days after receipt of final course evaluations.



Music: "Corporate Success" by Scott Holmes, used under <u>Attribution-NonCommercial License</u>

☐ The following conventional ARM code demonstrates how to load four registers from consecutive memory-locations. ; load r0 with the address of the data area ADR **r0**, DataToGo 3rd LDR **r1**, [r0] ; load r1 with the word pointed at by r0 ADD **r0**, #4 ; update the pointer 5th LDR **r2**, [r0] ; load r2 with the word pointed at by r0 ADD **r0**, #4 ; update the pointer 7th LDR **r3**, [r0] ; load r3 with the word pointed at by r0 ADD **r0**,#4 ; update the pointer 9th LDR **r5**, [r0] ; load r5 with the word pointed at by r0 ADD **r0**, #4 ; update the pointer Memory After 3rd After 7th Memory After 1st After 5th After 9th instruction instruction instruction instruction instruction addressesDataToGo + 4 DataToGo + 12 DataToGo DataToGo + 8 PO DataToGo + 16 ր() DataToGo 0xAAAAAAA **OXAAAAAAA** 0x00000000 **OXAAAAAAA** r1 0xAAAAAAAA r1 Oxaaaaaaaa DataToGo + 4 0xBBBBBBBB DataToGo + 8 0xCCCCCCC 0x00000000 0x00000000 0xBBBBBBBB 0xBBBBBBBB r2 0xBBBBBBBB DataToGo + 12 0xDDDDDDDDD **r**3 **r**3 **r**3 0x00000000 0x00000000 0x00000000 r3 oxccccccc 0xCCCCCCCC DataToGo + 16168 ր4 ր4 ր4 0x00000000 0x00000000 0x00000000 ր4 0x00000000 0x00000000 r5 r5 0x00000000 0x00000000 0x00000000 r5 Oxdddddddd 0x00000000

This slide is modified from the original slide by the author A. Clements and used with permission. New content added and copyrighted by © Mahmoud R. El-Sakka.

□ A more efficient way to load four registers from <u>consecutive</u> memorylocations.

```
ADR r0, DataToGo
                 ; load r0 with the address of the data area
LDR r1, [r0], #4
                  ; load r1 with the word pointed at by r0
                  ; and post-update the pointer
LDR r2, [r0], #4
                  ; load r2 with the word pointed at by r0
                 ; and post-update the pointer
LDR r3, [r0], #4
                 ; load r3 with the word pointed at by r0
                  ; and post-update the pointer
                 ; load r5 with the word pointed at by r0
LDR r5, [r0], #4
                  ; and post-update the pointer
```

□ ARM has

moberple.

- o a block move from memory to registers instruction, LDM, and
- o a block move from registers to memory instruction, STM

that can copy *group of registers* from and to memory.

This is even more efficient than the above solution.

□ Both block move instructions take a **suffix** to describe *how* the data is accessed.

- ☐ Think of block move instructions as if they are stack operations
 - o STM: to push a group of registers' content to memory
 - o **LDM:** to **pop** values from memory and load them to a group of registers
- □ Let's start by copying the contents of registers r1, r2, r3, and r5, into *sequential* memory-locations with

```
ADR r0, DataToGo.


STMIA r0!, {r1-r3, r5} ; note the syntax of this instruction ; the register list is put between ; curly braces and it can have a range
```

- ☐ This instruction copies registers r1 to r3, and r5, into sequential memory-locations, using r0 as a pointer with *auto-indexing* (indicated by the ! suffix).
- ☐ The suffix IA indicates that index register r0 is *incremented after* the transfer, with data transfer in the order of increasing addresses.


have the same effect as "STMIA ro!, {r1-r3, r5}"

Although ARM's block move instructions have several variations, *ARM always stores the lowest numbered register first at the lowest memory address*, followed by the next lowest numbered register, and so on, regardless of the order in the instruction.

For example, "STMIA ro!, {r5, r1-r3}" and "STMIA ro!, {r2, r3, r5, r1}"



- ☐ In LDM/STM, the access happens in the order of increasing register numbers,
 - ☐ the lowest numbered register occupies the lowest memory address and
 - □ the highest numbered register occupies the highest memory address




Grows up

omputer (

Occupied

memory

Block Moves and Stack Operations



Initial position

Push, i.e., Store Reg.


- Stack type: FD (i.e., Class=Full and Stack growth=Descending)
 (STMFD and LDMFD)
 - Empty stack → SP points to just after the stack space
 - o Pushing on the stack → SP to be Decremented Before (STMDB)
 - o Popping off the stack → SP to be Incremented After

173

psndw

currently point to the item => pop the item

Grows down Organ



- ☐ Stack type: FA (i.e., Class=Full and Stack growth=Ascending)
 (STMFA and LDMFA)
 - Empty stack → SP points to just before the stack space
 - Pushing on the stack → SP to be Incremented Before (STMIB)
 - Popping off the stack → SP to be Decremented After (LDMDA)

STMED = STMDA LDMED = LDMIB


Grows up

omputer Or

Empty

memory

Block Moves and Stack Operations




- □ Stack type: ED (i.e., Class=Empty and Stack growth=Descending)
 (STMED and LDMED)
 - Empty stack → SP points to the last memory word in the stack
 - Pushing on the stack → SP to be Decremented After (STMDA)
 - Popping off the stack → SP to be Incremented Before (LDMIB)

Grows down Organ

Empty

memorv



- ☐ Stack type: EA (i.e., Class=Empty and Stack growth=Ascending)
 (STMEA and LDMEA)
 - Empty stack → SP points to the first memory word in the stack
 - o Pushing on the stack → SP to be Incremented After (STMIA)
 - Popping off the stack → SP to be Decremented Before (LDMDB)

176

Clements


- ☐ A stack operation can be described either by
 - what it does
 - o FD Full Descending
 - o FA Full Ascending
 - o ED Empty Descending
 - o EA Empty Ascending
 - **how** it does
 - o **DB** Decremented Before
 - o **DA D**ecremented **A**fter
 - o IB Incremented Before
 - o IA Incremented After

FD, FA, ED, and EA are *pseudo* notation.

Thea assembler will translate these *pseudo* notation to the IA, DB, DA, and IB notation.

For example,

- □ We can write STMFD sp!, {r0,r1} when pushing r0 and r1 onto the stack,
 - Also can be written as STM**DB sp!**, {r0,r1}
- \square We can write LDM**FD** sp!, {r0,r1} when popping r0 and r1 off the stack.
 - Also can be written as LDMIA sp!, {r0,r1}



The ARM's literature uses four terms to describe stacks:

empty ascending Figure 3.52d

- full descending
- Figure 3.52a
- DB F=B

- FA full ascending Figure 3.52b
- IB E=A.


- ED empty descending Figure 3.52c
- IA

This slide is


FIGURE 3.59

ARM's four stack modes


(a) Stack full descending Free



Stack grows towards low memory Stack pointer points at top of stack




(c) Stack empty descending



free location


(d) Stack empty ascending



free location

178 178 2014 R. El-Sakka.

- ☐ A stack is described as *full* if the stack pointer *points to the top element* of the stack.
- ☐ If the stack pointer *points to the next free* element in the stack, then the stack is called *empty*.



Bit#23 (Up/down)

Block Moves and Stack Operations

- ARM's block move instruction is useful because it supports four possible
 - stack types.
- ☐ The differences among these four types are
 - o the *direction* in which the stack grows
 - up (i.e., <u>descending toward lower addresses</u>), or
 - down (i.e., <u>ascending</u> toward higher addresses)

ARM uses the terms *ascending* and *descending* to describe the growth of the stack toward *higher* or *lower* addresses, respectively.

- o whether the stack pointer points at
 - the item currently at the *top of the stack* or
 - the *next free item* on the stack.

Bit#24 (Pre-post)

Block Move Example

- The block move provides a convenient means of copying data between memory regions. This is NOT a stack application.
- \square In the next example we copy 256 words (1024 bytes) from Table 1 to Table 2.

```
32x8
            r0, Table1
    ADR
                          ;r0 points to source
                          ; (note pseudo-op ADR)
            r1, Table2
                          ;rl points to the destination
    ADR
         r2, #32 counter: ;32 blocks of 8 = 256 words to move
    VOM
Loop LDMFA r0!, {r3-r10} ; REPEAT Load 8 registers (r3 to r10)
    STMLA r1!, {r3-r10} ; store the registers at
   each wop for one buck
                          ; their destination
           r2, r2, #1
    SUBS
                          ; decrement loop counter
                          ;UNTIL all 32 blocks of
    BNE
            Loop
                          ;8 registers moved
       Is it right to
                            memory -> r 0 -> r 1 -> memory
   use LDMFD and STMFD?
```

☐ The two block move instructions above allow us to move eight registers (i.e., 32 bytes) at once.

Block Move Example

- ☐ The block move provides a convenient means of copying data between memory regions. *This is NOT a stack application*.
- \square In the next example we copy 256 words (1024 bytes) from Table 1 to Table 2.

```
ADR
            r0, Table1
                          ;r0 points to source
                           ; (note pseudo-op ADR)
    ADR
            r1, Table2
                           ;rl points to the destination
                          ;32 blocks of 8 = 256 words to move
         r2, #32
    MOV
Loop LDMIA r0!, {r3-r10} ; REPEAT Load 8 registers (r3 to r10)
    STMIA r1!, {r3-r10} ; store the registers at
                           ; their destination
            r2, r2, #1
    SUBS
                           ; decrement loop counter
                           ;UNTIL all 32 blocks of
    BNE
            Loop
                           ;8 registers moved
      LDMIA and STMIA,
    not LDRFD and STRFD
   Not correct in the book page 220
```

☐ The two block move instructions above allow us to move eight registers (i.e., 32 bytes) at once.