
## Part C

### CHAPTER 3

# Architecture and Organization



Alan Clements

1

These slides are provided with permission from the copyright for CS2208 use only. The slides must not be reproduced or provided to anyone outside the class.

All downloaded copies of the slides are for personal use only.

Students must destroy these copies within 30 days after receiving the course's final assessment.



☐ The following conventional ARM code demonstrates how to load four registers from <u>consecutive</u> memory-locations.

ADR **r0**, DataToGo ; load r0 with the address of the data area 3rd LDR **r1**, [r0] ; load r1 with the word pointed at by r0 ADD **r0**, #4 ; update the pointer 5th LDR **r2**, [r0] ; load r2 with the word pointed at by r0 ADD **r0**,#4 ; update the pointer 7th LDR **r3**, [r0] ; load r3 with the word pointed at by r0 ADD **r0**,#4 ; update the pointer 9th LDR **r5**, [r0] ; load r5 with the word pointed at by r0 ADD **r0**, #4 ; update the pointer Memory After 3rd After 7th Memory After 1st After 5th After 9th instruction instruction instruction instruction instruction addressesDataToGo + 4 DataToGo + 8 DataToGo r() DataToGo + 12 rO DataToGo + 16 DataToGo 0xAAAAAAA 0xAAAAAAA 0x00000000 0xAAAAAAA 0xAAAAAAA r1 0xAAAAAAAA DataToGo + 4 0xBBBBBBBB DataToGo + 8 0xCCCCCCC 0x00000000 0x00000000 0xBBBBBBBB 0xBBBBBBBB r2 0xBBBBBBBB DataToGo + 12 0xDDDDDDDD r3 0x00000000 0x00000000 r3 0x00000000 r3 0xccccccc r3 0xccccccc DataToGo + 16 169 r4 0x00000000 r4 0x00000000 r4 0x00000000 r4 0x00000000 r4 0x00000000 r5 r5 0x00000000 r5 0x00000000 0x00000000 0x00000000 r5 0xDDDDDDDD

This slide is a modified version of the original author's slide (A. Clements) and is used with permission. All new contents added are copyrighted by © Mahmoud R. El-Sakka

□ *A more efficient way* to load four registers from <u>consecutive</u> memory-locations.

```
ADR r0, DataToGo ; load r0 with the address of the data area

LDR r1, [r0], #4 ; load r1 with the word pointed at by r0
; and post-update the pointer

LDR r2, [r0], #4 ; load r2 with the word pointed at by r0
; and post-update the pointer

LDR r3, [r0], #4 ; load r3 with the word pointed at by r0
; and post-update the pointer

LDR r5, [r0], #4 ; load r5 with the word pointed at by r0
; and post-update the pointer
```

- □ ARM has
  - o a block move from memory to registers instruction, LDM, and
  - o a block move from registers to memory instruction, STM

that can copy *group of registers* from and to memory.

This is even more efficient than the above solution.

□ Both block move instructions take a **suffix** to describe *how* the data is accessed.

- ☐ Think of block move instructions as if they are stack operations
  - o STM: to push a group of registers' content to memory
  - o **LDM:** to **pop** values from memory and load them to a group of registers
- ☐ Let's start by copying the contents of registers r1, r2, r3, and r5, into

ADR. ro, Data ToGo . J. This is a different example. It is an STM and the example in the previous two slides was LDM.

STMIA ro!, {r1-r3, r5}; note the syntax of this instruction

The 1st operand is a pointer; the register list is put between


The 1st operand is a pointer
without having [] around it.
This is not the case with STR/LDR.

; curly braces and it can have a range


- ☐ This instruction copies registers r1 to r3, and r5, into sequential memory-locations, using r0 as a pointer with *auto-indexing* (indicated by the ! suffix).
- The suffix IA indicates that index register r0 is <u>incremented after</u> the transfer, with data transfer in the order of increasing addresses. 4×
- Although ARM's block move instructions have several variations, *ARM always stores the lowest numbered register first at the lowest memory address*, followed by the next lowest numbered register, and so on, regardless of the order in the instruction.

For example, "STMIA r0!, {r5, r1-r3}" and "STMIA r0!, {r2, r3, r5, r1}" have the same effect as "STMIA r0!, {r1-r3, r5}"

the registers can be discontinued, but the nemory is continuous. the order of the register in the instruction does not affect the											rs.
4le	order	of th	e regis	ter in	the in	struct	eron d	Loes n	nt at	Jeet.	tle
	order	in m	emory	•							




- ☐ In LDM/STM, the access happens in the order of increasing register numbers,
  - □ the lowest numbered register occupies the lowest memory address and
  - □ the highest numbered register occupies the highest memory address



Tlese two are psndo instruccions.									
LOMPD = LOMIA									
SDMFD = SOMDB									

omputer (

#### **Block Moves and Stack Operations**



Initial position (ont of the stack)

Push, i.e., Store Reg.

Pop, i.e., Load Reg.

(ont of the stack)

Stack type: FD (i.e., Class=Full and Stack growth=Descending) the esp of the (STMFD and LDMFD) Stock).


- Empty stack → SP points to just after the stack space
- Pushing on the stack → SP to be Decremented Before (STMDB)
- Popping off the stack  $\rightarrow$  SP to be Incremented After (LDMIA)

174

Clements

Grows down Organ


memory



- □ Stack type: **FA** (i.e., Class=**F**ull and Stack growth=**A**scending)
  (STMFA and LDMFA)
  - Empty stack → SP points to just before the stack space
  - Pushing on the stack → SP to be Incremented Before (STMIB)
  - Popping off the stack → SP to be Decremented After (LDMDA)

**Grows up** 

#### **Block Moves and Stack Operations**




Push, i.e., Store Reg. Initial position P (inside of the stack) Pop, i.e., Load Reg.

- Stack type: ED (i.e., Class=Empty and Stack growth=Descending) intermy (STMED and LDMED)
  - Empty stack SP points to the last memory word in the stack
  - Pushing on the stack → SP to be Decremented After (STMDA)
  - Popping off the stack  $\rightarrow$  SP to be Incremented Before (LDMIB)

Empty

memory

Grows down Organ



- □ Stack type: **EA** (i.e., Class=**E**mpty and Stack growth=**A**scending) (**STMEA** and **LDMEA**)
  - Empty stack → SP points to the first memory word in the stack
  - Pushing on the stack → SP to be Incremented After (STMIA)
  - Popping off the stack → SP to be Decremented Before (LDMDB)


- ☐ A stack operation can be described either by
  - · what it does (pesudo insarnceion)
    - o FD Full Descending
    - o FA Full Ascending
    - o ED Empty Descending
    - o EA Empty Ascending
  - how it does carnal instruction).
    - o **DB** Decremented Before
    - o **DA Decremented After**
    - o IB Incremented Before
    - o IA Incremented After

**FD**, **FA**, **ED**, and **EA** are *pseudo* notation.

The assembler will translate these *pseudo* notation to the IA, DB, DA, and IB notation.

For example, STMDB

- □ We can write STMFD sp!, {r0, r1} when pushing r0 and r1 onto the stack,
  - Also, can be written as STMDB sp!, {r0,r1}
- □ We can write LDMFD sp!, {r0,r1} when popping r0 and r1 off the stack.
  - Also, can be written as LDMIA sp!, {r0,r1}




Stack pointer points at next

free location

This sli

উud R. El-Sakka


#### **Block Moves and Stack Operations**



Stack pointer points at next

free location

- ☐ A stack is described as *full* if the stack pointer *points to the top element* of the stack.
- ☐ If the stack pointer *points to the next free* element in the stack, then the stack is called *empty*.



Bit#23 (Up/down)

#### **Block Moves and Stack Operations**

- □ ARM's block move instruction is useful because it supports *four* possible
  - stack types.
- ☐ The differences among these four types are
  - o the *direction* in which the stack grows
    - up (i.e., descending toward lower addresses), or
    - down (i.e., ascending toward higher addresses)

ARM uses the terms *ascending* and *descending* to describe the growth of the stack toward *higher* or *lower* addresses, respectively.

- o whether the *stack pointer points at* 
  - the item currently at the *top of the stack* or
  - the *next free item* on the stack.

Bit#24 (Pre-post)

#### **Block Move Example**

- ☐ The block move provides a convenient means of copying data between memory regions. *In this case, it is NOT a stack application.*
- ☐ In the next example we copy 256 words (1024 bytes) from Table 1 to Table 2.

```
ADR
            r0, Table1
                         ;r0 points to source
                          ; (note pseudo-op ADR)
    ADR
            r1, Table2
                          ;rl points to the destination
                         ;32 blocks of 8 = 256 words to move
        r2, #32
    VOM
          r0!, {r3-r10} ; REPEAT Load 8 registers (r3 to r10)
Loop LDMFD
    STMFD r1!, {r3-r10} ; store the registers at
                          ; their destination
           r2, r2, #1
    SUBS
                          ; decrement loop counter
                          ;UNTIL all 32 blocks of
    BNE
            qool
                          ;8 registers moved
       Is it right to
   use LDMFD and STMFD?
```

☐ The two block move instructions above allow us to move eight registers (i.e., 32 bytes) at once.

#### **Block Move Example**

- ☐ The block move provides a convenient means of copying data between memory regions. *This is NOT a stack application*.
- $\square$  In the next example we copy 256 words (1024 bytes) from Table 1 to Table 2.

```
ADR
            r0, Table1
                         ;r0 points to source
                          ; (note pseudo-op ADR)
    ADR
            r1, Table2
                          ;rl points to the destination
                         ;32 blocks of 8 = 256 words to move
        r2, #32
    MOV
Loop LDMIA r0!, {r3-r10} ; REPEAT Load 8 registers (r3 to r10)
    STMIA r1!, {r3-r10} ; store the registers at
                          ; their destination
           r2, r2, #1
    SUBS
                          ; decrement loop counter
                          ;UNTIL all 32 blocks of
    BNE
            Loop
                          ;8 registers moved
      LDMIA and STMIA,
    not LDRFD and STRFD
```

☐ The two block move instructions above allow us to move eight registers (i.e., 32 bytes) at once.

Not correct in the book page 220