For circuit 3.23, The schematic of which the VHDL represents can be seen in Figure 1. The VHDL code can be found in the 323 folder.




Figure 1 Schematic of circuit 3.23

Simulation waveform presented in Figure 2 shows that it functions the same as circuit 3.23.




Figure 2 Waveform of VHDL Simulation

The synthesis result, which reports the timing and area, can be found in the threeTwoThree.report in 323 folder. The post-synthesis VHDL code can be found in the folder as well.

After importing the VHDL into TetraMax, shown in Figure 3, and build the ATPG model followed by the design rule check using the tool, one can see the schematic shown in TetraMax remains the same as Figure 1.




Figure 3 Schematic of 3.23 in TetraMax

All faults were able to be detected using ATPG. Since TetraMax sees faults on the same wire as different ones, 24 faults were detected before collapsing. Figure 4 shows the faults found, and Figure 5 shows the patterns used.




Figure 4 Faults in circuit 3.23




Figure 5 Patterns used in finding faults

As can be seen, the patterns used to test faults are the same as the hand-work analysis. The reason of discrepancy in fault count is fault collapsing using fault equivalence and fault dominance theory reduces the need to repeatedly examine faults that do not provide new knowledge.

For circuit 3.28, The schematic of which the VHDL represents can be seen in Figure 7. The VHDL code can be found in the folder named 328. Figure 6 shows the simulation waveform, proving its correct functionality.




Figure 6 Waveform of Circuit 3.28




Figure 7 Schematic view of Circuit 3.28

The synthesis result, which reports the timing and area, can be found in the threeTwoEight.report in 328 folder. The post-synthesis VHDL code can be found in the folder as well.

After importing into TetraMax, and have ATPG model built followed by design rule checked, the same the schematic in Figure 8, presented by TetraMax, matches that of Figure 7.




Figure 8 Schematic presented in TetraMax for Circuit 3.28

Thus, after running ATPG, faults can be reported as seen in Figure 9 and patterns used are reported in Figure 10.

	oops <u>R</u> un	Analyze	Tropert Help	
A A A A Open GSV Hiera			Report Faults	
	sa0		u2/A	
ssages   Netlist   Build   DRC   Summary   ATPG   Write Pat.   Write Testbench	sa0		u2/B	
Fast-sequential depth results: control=0(0), observe=0(0), detect=0(0), CPU tim	e sa0		x1	
DRC dependent learning completed, CPU time=0.00 sec.	sa1		u4/A	
DRC Summary Report	sa1	DS	x1	
	sa1		u2/A	
No violations occurred during DRC process.	sa1	DS	u3/Z	
Design rules checking was successful, total CPU time=0.00 sec.	sa0		u3/B	
ST-T> remove faults -all	sa0		u3/A	
0 faults were removed from the fault list.	sa0		×4	
ST-T> add_faults -all	sa1		u4/B	
34 faults were added to fault list.	sa1	DS	x4	
ST-T> run_atpg -ndetects 1 ATPG performed for stuck fault model using internal pattern source.	sa1		u3/B	
	sa1	DS	Z	
#patterns #faults #ATPG faults test process	sa1		u4/Z	
stored detect/active red/au/abort coverage CPU time	sa0		u4/A	
Begin deterministic ATPG: #uncollapsed faults=34, abort limit=10	sa0		u4/B	
6 34 0 0/0/0 100.00% 0.00	sa0		u2/Z	
	sa0		u3/Z	
Uncollapsed Stuck Fault Summary Report	sa1	DS	u2/B	
fault class code #faults	sa1	DS	u3/A	
	sa0		z	
Detected DT 34	sa0		u4/Z	
Possibly detected PT 0 Undetectable UD 0	sat sat	DS	u1/Z	
ATPG untestable AU 0			u1/Z u1/A	
Not detected ND 0	sa0			
	sa0		u1/B	
total faults 34 test coverage 100.00%	sa0		x2	
	sa0		x3	
Pattern Summary Report	sa1	DS	x2	
	sa1		u1/A	
#internal patterns 6	sal sal	DS	x3	
#basic_scan patterns 6			u1/B	

Figure 9 Faults Report for 3.28




Figure 10 Pattern Report for 3.28

Due to the usage of fault collapsing and critical path tracing, hand-work uses less pattern to detect all faults than TetraMax, and less faults need to be analysed.

For circuit 3.36, The schematic of which the VHDL represents can be seen in Figure 11. The VHDL code can be found in the folder named 336. Figure 12 shows the simulation waveform, proving its correct functionality.




Figure 11 Schematic of 3.36




Figure 12 Simulation Waveform of 3.36

The synthesis result, which reports the timing and area, can be found in the threeThreeSix.report in 336 folder. The post-synthesis VHDL code can be found in the folder as well.

After importing into TetraMax, and have ATPG model built followed by design rule checked, the same the schematic in Figure 13, presented by TetraMax, matches that of Figure 12.




Figure 13 Schematic produced in TetraMax for 3.36

Thus, after running ATPG, faults can be reported as seen in Figure 14 a and b; and patterns used are reported in Figure 15.

										Te	etraMAX - Syn				Report Fau
e <u>E</u> dit <u>V</u> iew <u>N</u>	tlist Rules	Scan Prin	nitives I	<u>a</u> ults I	Patterns <u>B</u> u	ses <u>C</u> onstra	ints I	oops <u>R</u> un Ar	nalyze	Report	<u>H</u> elp	sa1	UR	u2/B	
<i>≌</i> ■	6	<b>∌</b>	Α-		Α*	Ð		E <sub>De</sub>		a <sub>c</sub>		sa1	DS	x2	
Cmd Save Trans	cript Tran	script Incr	rease For	t Dec	rease Font	Open GSV	Hier	archy Browser	Wa	veform V	iew	sa1		u2/A	
							1					sa1	DS	u2/Z	
lessages Netli	st Build	DRC Sur	mmary	ATPG	Write Pat.	Write Testb	ench	Simulation	Fault Si	im.   Ana	lyze Diagn	sa1		u4/B	
DRC dependent												sa1	DS	u4/Z	
DRC Summary Re												sa1		u7/A	
												sa1	DS	u4/A	
No violations												sa1	DS	z2	
Design rules												sa1		u7/Z	
EST-T> remove 1												sa1	DS	u7/B	
0 faults were		m the faul	t list.									sa0	DS	z2	
EST-T> add_fau:												sa0		u7/Z	
68 faults were EST-T> run atpo												sa0		u7/A	
ATPG performed			1 using	interna	1 pattern s	ource.						sa0		u7/B	
												sa0		u4/Z	
*patterns	#faults	#ATPG fau			process							sa0		u4/A	
stored det	ect/active											sa0		u4/B	
Begin determin						=10						sa0		u2/Z	
8	60 0		0/0 10		0.00							sa0		u2/A	
												sa0		u2/B	
Uncollapse	d Stuck Fau											sa0		x2	
fault class		cod	le #fau	lts								sa0	UR	×6	
												sa0		u6/B	
Detected Possibly detec		DT PT		60								sa0	DS	z.4	
Undetectable	Lea	UD		8								sa0		u8/Z	
ATPG untestab	e	AU		0								sa0		u8/A	
Not detected		ND		0								sa0		u8/B	
total faults				68								sa0		u6/Z	
test coverage			100											u6/2	
												sa0	DS DS		
	tern Summar											sal		z4	
#internal patt				8								sal		u8/Z	
	n patterns			8								sa1	DS	u8/A	
												sal	UR	u6/Z	
EST-T> report_1												sa1		u6/B	
EST-T> report_1 EST-T>	aults -all											sa1		u6/A	
												sa1		×6	
g History												sa1		u8/B	
-												sa0	DS	u1/Z	
ST-T>												sa0		u1/A	
idy												sa0		u1/B	

```
O faults were removed from the fault list.
TEST-T> add_faults -all
68 faults were added to fault list.
TEST-T> run_atpg -ndetects 1
ATPG performed for stuck fault model using internal pattern source.
                                                                                                                                                              sa0
                                                                                                                                                                                 u1/A
                                                                                                                                                              sa0
                                                                                                                                                                                 u1/B
                                                                                                                                                              sa0
                                                                                                                                                                                 \times 1
    #patterns #faults #ATPG faults test process stored detect/active red/au/abort coverage CPU time
                                                                                                                                                                                 u1/A
                                                                                                                                                              sa1
                                                                                                                                                              sa1
                                                                                                                                                                                 u1/Z
                                                                                                                                                                                 u1/B
                                                                                                                                                              sa1
                                                                                                                                                              sa0
                                                                                                                                                                                 x3
         Uncollapsed Stuck Fault Summary Report
                                                                                                                                                              sa1
                                                                                                                                                              sa0
                                                                                                                                                                                 u5/Z
    fault class code #faults
    Detected
Possibly detected
Undetectable
ATPG untestable
Not detected
                                                                                                                                                              sa0
                                                                                                                                                                                 u5/B
                                                                                                                                                                       DS
                                                                                                                                                              sa1
                                                                                                                                                                                 \times 4
                                                                                                                                                                                 u5/A
                                                                                                                                                                                 u5/Z
                                                                                                                                                              sa1
                                                                                                                                                              sa1
                                                                                                                                                                                 u5/B
     Pattern Summary Report
                                                                                                                                                              sa0
                                                                                                                                                                                 113/A
                                                                                                                                                              sa0
                                                                                                                                                              sa0
                                                                                                                                                                                 x5
  TEST-T> report_faults -all
TEST-T> report_faults -all
TEST-T>
                                                                                                                                                                                 u3/B
                                                                                                                                                              sa1
                                                                                                                                                              sa1
                                                                                                                                                                                 u3/Z
                                                                                                                                                                                 u3/A
                                                                                                                                                              sa1
                                                                                                                                                              sa0
Log History
                                                                                                                                                              sa1
TEST-T>
                                                                                                                                                              sa0
                                                                                                                                                                                  z3
Ready
                                        synopsys_dc.setup (~/CE6303/H...
```

Figure 14 a&b Faults found in 3.36




Figure 15 Patterns used in fault testing for 3.36

As can be seen, not all faults can be detected and tested due to the fact that the circuit has multiple fanouts. In the hand-work, the circuit needs to be divided into 4 Fan-out-free Regions to perform fault analysis and critical path tracing. As a result, the analysed pattern and fault counts has discrepancies between each other.