

For circuit 3.23, The schematic of which the VHDL represents can be seen in Figure 1. The VHDL code can be found in the 323 folder.




Figure 1 Schematic of circuit 3.23

Simulation waveform presented in Figure 2 shows that it functions the same as circuit 3.23.




Figure 2 Waveform of VHDL Simulation

The synthesis result, which reports the timing and area, can be found in the threeTwoThree.report in 323 folder. The post-synthesis VHDL code can be found in the folder as well.

After importing the VHDL into TetraMax, shown in Figure 3, and build the ATPG model followed by the design rule check using the tool, one can see the schematic shown in TetraMax remains the same as Figure 1.




Figure 3 Schematic of 3.23 in TetraMax

All faults were able to be detected using ATPG. Since TetraMax sees faults on the same wire as different ones, 24 faults were detected before collapsing. Figure 4 shows the faults found, and Figure 5 shows the patterns used.




Figure 4 Faults in circuit 3.23




Figure 5 Patterns used in finding faults

As can be seen, the patterns used to test faults are the same as the hand-work analysis. The reason of discrepancy in fault count is fault collapsing using fault equivalence and fault dominance theory reduces the need to repeatedly examine faults that do not provide new knowledge.

For circuit 3.28, The schematic of which the VHDL represents can be seen in Figure 7. The VHDL code can be found in the folder named 328. Figure 6 shows the simulation waveform, proving its correct functionality.




Figure 6 Waveform of Circuit 3.28




Figure 7 Schematic view of Circuit 3.28

The synthesis result, which reports the timing and area, can be found in the threeTwoEight.report in 328 folder. The post-synthesis VHDL code can be found in the folder as well.

After importing into TetraMax, and have ATPG model built followed by design rule checked, the same the schematic in Figure 8, presented by TetraMax, matches that of Figure 7.




Figure 8 Schematic presented in TetraMax for Circuit 3.28

Thus, after running ATPG, faults can be reported as seen in Figure 9 and patterns used are reported in Figure 10.




Figure 9 Faults Report for 3.28




Figure 10 Pattern Report for 3.28

Due to the usage of fault collapsing and critical path tracing, hand-work uses less pattern to detect all faults than TetraMax, and less faults need to be analysed.

For circuit 3.36, The schematic of which the VHDL represents can be seen in Figure 11. The VHDL code can be found in the folder named 336. Figure 12 shows the simulation waveform, proving its correct functionality.




Figure 11 Schematic of 3.36




Figure 12 Simulation Waveform of 3.36

The synthesis result, which reports the timing and area, can be found in the threeThreeSix.report in 336 folder. The post-synthesis VHDL code can be found in the folder as well.

After importing into TetraMax, and have ATPG model built followed by design rule checked, the same the schematic in Figure 13, presented by TetraMax, matches that of Figure 12.




Figure 13 Schematic produced in TetraMax for 3.36

Thus, after running ATPG, faults can be reported as seen in Figure 14 a and b; and patterns used are reported in Figure 15.

TetraMAX - Syn

File Edit View Netlist Rules Scan Primitives Faults Patterns Buses Constraints Loops Run Analyze Report Help

Cmd Save Transcript Transcript Increase Font Decrease Font Open GSV Hierarchy Browser Waveform View

Messages Netlist Build DRC Summary ATPG Write Pat. Write Testbench Simulation Fault Sim. Analyze Diagn

DRC dependent learning completed, CPU time=0.00 sec.

DRC Summary Report

No violations occurred during DRC process.

Design rules checking was successful, total CPU time=0.00 sec.

TEST-T> remove_faults -all

0 faults were removed from the fault list.

TEST-T> add_faults -all

68 faults were added to fault list.

TEST-T> run_atpg -ndetects 1

ATPG performed for stuck fault model using internal pattern source.

#patterns #faults #ATPG faults test process

stored detect/active red/au/abort coverage CPU time

Begin deterministic ATPG: #uncollapsed_faults=68, abort_limit=10...

8 60 0 3/0/0 100.00% 0.00

Uncollapsed Stuck Fault Summary Report

fault class code #faults

Detected DT 60

Possibly detected PT 0

Undetectable UD 8

ATPG untestable AU 0

Not detected ND 0

total faults 68

test coverage 100.00%

Pattern Summary Report

#internal patterns 8

#basic_scan patterns 8

TEST-T> report_faults -all

TEST-T> report_faults -all

TEST-T>

Log History

TEST-T>

Ready

Report Faults

sa1 UR u2/B

sa1 DS x2

sa1 -- u2/A

sa1 DS u2/Z

sa1 -- u4/B

sa1 DS u4/Z

sa1 -- u7/A

sa1 DS u4/A

sa1 DS z2

sa1 -- u7/Z

sa1 DS u7/B

sa0 DS z2

sa0 -- u7/Z

sa0 -- u7/A

sa0 -- u7/B

sa0 -- u4/Z

sa0 -- u4/A

sa0 -- u4/B

sa0 -- u2/Z

sa0 -- u2/A

sa0 -- u2/B

sa0 -- x2

sa0 UR x6

sa0 -- u6/B

sa0 DS z4

sa0 -- u8/Z

sa0 -- u8/A

sa0 -- u8/B

sa0 -- u6/Z

sa0 DS u6/A

sa1 DS z4

sa1 DS u8/Z

sa1 DS u8/A

sa1 UR u6/Z

sa1 -- u6/B

sa1 -- u6/A

sa1 -- x6

sa1 -- u8/B

sa0 DS u1/Z

sa0 -- u1/A

sa0 -- u1/B




Figure 14 a&b Faults found in 3.36




Figure 15 Patterns used in fault testing for 3.36

As can be seen, not all faults can be detected and tested due to the fact that the circuit has multiple fanouts. In the hand-work, the circuit needs to be divided into 4 Fan-out-free Regions to perform fault analysis and critical path tracing. As a result, the analysed pattern and fault counts has discrepancies between each other.