

**EEDG/CE 6303: Testing and Testable Design (Fall'2021)**

**Department of Electrical & Computer Engineering**

**The University of Texas at Dallas**

**Instructor: Mehrdad Nourani (nourani@utdallas.edu)**

**Cover Page for All Submissions**

**(Assignment, Project, Codes/Simulations/CAD, Examinations, etc.)**

Last Name (as shown in the official UT Dallas Student ID Card): Feng

First Name: Yu

Submission Materials for (e.g. Homework #, Project #): HW 4

**Statement of Academic Honesty**

I certify that:

- i. the attached report (for assignment, project, codes/simulations/CAD, examinations, etc.) is my own work, based on my personal study and/or research,
- ii. I have acknowledged all material and sources used in its preparation, whether they be books, articles, reports, lecture notes, and any other kind of document, electronic or personal communication,
- iii. this report has not previously been submitted for assessment in EEDG/CE 6303 or any other course at UT Dallas or elsewhere,
- iv. I have not copied in part or whole or otherwise plagiarized the work of other students and/or persons, and
- v. I have read and understood the Department and University policies on scholastic dishonesty as outlined in: <http://www.utdallas.edu/deanofstudents/dishonesty/>.

Name: Yu Feng

Date: 10/31/2021

Signature: 

**The University of Texas at Dallas**  
**Dept. of Electrical and Computer Engineering**

**EEDG/CE 6303: Testing and Testable Design**

**HW # 4: Due on Tuesday, Nov. 2, 2021 - 11:59 pm (US CST)**

*When you submit your homework, to help us grade and identify your work, you need to comply with the following guidelines carefully:*

- **Have a cover page** for each document (e.g. homework, project, report, etc.) that you submit. A sample of cover page is provided in the course webpage. This page must include: (1) your name as it appears in your **student ID card**, (2) course name/number, (3) homework/project number, and (4) the **Statement of Academic Honesty** that you sign.

1. Find the robust and non-robust test patterns for the following **path delay** faults in Figure 8.13: (i)  $\uparrow x_3c_2c_3z$ , (ii)  $\downarrow x_3c_2c_3z$ , (iii)  $\uparrow x_1c_1c_3z$ , (iv)  $\downarrow x_1c_1c_3z$ .
2. Find the robust and non-robust test patterns for the following **path delay** faults in Figure 8.20: (i)  $\uparrow x_3c_2c_3c_4c_6z$ , (ii)  $\downarrow x_3c_2c_3c_4c_6z$ , (iii)  $\uparrow x_2c_1c_3c_5z$ , (iv)  $\downarrow x_2c_1c_3c_5z$ .
3. Consider the above two circuits (Figures 8.13 and 8.20 and path delay faults). Use Synopsys toolset to implement the circuits and find robust and non-robust test patterns. A short guide for path delay fault testing is at the end of Test Tutorial in the course webpage. Report and discuss the results.
4. From your text, solve the following problems:  
– Chapter 14: 4, 5, 6, 7 and 8.
5. Determine if: (i) AFs, (ii) SAFs, (iii) TFs, (iv) unlinked CFs (CFin, CFid, CSst), and (v) linked CFids faults can be detected by MARCH C– test shown below.

$$\{M0 : \uparrow\downarrow(w0); M1 : \uparrow(r0, w1); M2 : \uparrow(r1, w0); M3 : \downarrow\uparrow(r0, w1); M4 : \downarrow\uparrow(r1, w0); M5 : \uparrow\downarrow(r0)\}$$

As you know, in some categories (e.g. coupling faults), there may be multiple faults. You need to justify/prove your answer for each fault. To do this for each case, carefully tabulate which March element(s) ( $M_i$ ) stimulates it and which element(s) detects it. If there are multiple scenarios to detect a particular fault, list them all.

6. Determine if: (i) AFs, (ii) SAFs, (iii) TFs, (iv) unlinked CFs (CFin, CFid, CSst), and (v) linked CFids faults can be detected by IFA-13 march test shown below.

$$\begin{aligned} &\{M0 : \uparrow\uparrow(w0); M1 : \uparrow\uparrow(r0, w1, r1); M2 : \uparrow\uparrow(r1, w0, r0); M3 : \downarrow\uparrow(r0, w1, r1); \\ &M4 : \downarrow\uparrow(r1, w0, r0); Delay; M5 : \uparrow\uparrow(r0, w1); Delay; M6 : \uparrow\uparrow(r1)\} \end{aligned}$$


As you know, in some categories (e.g. coupling faults), there may be multiple faults. You need to justify/prove your answer for each fault. To do this for each case, carefully tabulate which March element(s) ( $M_i$ ) stimulates it and which element(s) detects it. If there are multiple scenarios to detect a particular fault, list them all.

7. Read the following paper available in <http://www.utdallas.edu/library/>. Summarize and comment on your understanding of the paper in at most 2 pages.

S. Hamdioui, A. J. van de Goor and M. Rodgers “March SS: A Test for All Static Simple RAM Faults,” in *Proceedings of the IEEE International Workshop on Memory Technology, Design and Testing (MTDT 2002)*, pp. 1-6, July 2002.

- ① Find the robust and non-robust test patterns for the following path delay faults in Figure 8.13: (i)  $\uparrow x_3 c_2 c_3 z$ ,  
 (ii)  $\downarrow x_3 c_2 c_3 z$ , (iii)  $\uparrow x_1 c_1 c_3 z$ , (iv)  $\downarrow x_1 c_1 c_3 z$ .


i)  $\uparrow x_3 c_2 c_3 z$  Robust



$(X_1, X_2, X_3, X_4, X_5)$

$= (S_0, XX, U_1, S_0, V_0)$


Non-Robust test



$(X_1, X_2, X_3, X_4, X_5) = (V_1, V_2)$


$(U_0, XX, U_1, V_0, V_0)$

ii)  $\downarrow x_3 c_2 c_3 z$  Robust




$(X_1, X_2, X_3, X_4, X_5) = (U_0, XX, V_0, V_0, S_0)$

Non-Robust



$(X_1, X_2, X_3, X_4, X_5) = (V_1, V_2) = (U_0, XX, V_0, V_0, U_0)$

$(X_1, X_2, X_3, X_4, X_5) = (V_1, V_2) = (U_0, XX, V_0, V_0, U_0)$




| gate type   | on-input transition | R     | NR     |
|-------------|---------------------|-------|--------|
| AND or NAND | Rising(U1)          | U1 S0 | U0     |
| OR or NOR   | Falling(U0)         | NC S1 | need 0 |

Figure 8.13 Circuit illustrating robust test generation


| gate type | on-input transition | R     | NR     |
|-----------|---------------------|-------|--------|
| NOT       | -                   | -     | -      |
| AND       | Rising(U1)          | U1 S0 | U0     |
| NAND      | Falling(U0)         | NC S1 | need 0 |

iii)  $\uparrow x_1 c_1 c_3 z$  Robust




$(V_1, V_2) = (U_1, U_1, S_0, S_0, XX)$

Non-Robust



$(V_1, V_2) = (U_1, U_1, U_0, U_0, XX)$


iv)  $\downarrow x_1 c_1 c_3 z$  Robust



$(V_1, V_2) = (U_0, S_1, U_0, U_0, S_0)$


$(V_1, V_2)$

Non-Robust




$$(X_0, X_1, X_2, X_3, X_4, X_5) = (U_0, U_1, U_2, U_3, U_4, U_5)$$

(V<sub>1</sub>, V<sub>2</sub>)




2.


- Find the robust and non-robust test patterns for the following path delay faults in Figure 8.20: (i)  $\uparrow x_3 c_2 c_3 c_4 c_6 z$ ,  
(ii)  $\downarrow x_3 c_2 c_3 c_4 c_6 z$ , (iii)  $\uparrow x_2 c_1 c_3 c_5 z$ , (iv)  $\downarrow x_2 c_1 c_3 c_5 z$ .




i)  $\uparrow x_3 c_2 c_3 c_4 c_6 z$  Robust



Non-Robust:



ii)  $\downarrow x_3 c_2 c_3 c_4 c_6 z$  Robust



iii)  $\uparrow x_2 c_1 c_3 c_5 z$  Robust

iv)  $\downarrow x_2 c_1 c_3 c_5 z$  Robust






Figure 8.20 S-GDF testing

Non-Robust:




$$\therefore X_1 X_2 X_3 X_4 X_5 = (U_1, U_0, U_0, U_1, U_0) (V_1, V_2)$$

iii)  $\uparrow x_2 c_1 c_3 c_5 z$  Robust




$$\therefore (X_1, X_2, X_3, X_4, X_5) = (S_0, U_1, U_1, S_0, U_1) (V_1, V_2)$$

Non-Robust:




$$\therefore (X_1, X_2, X_3, X_4, X_5) = (U_0, U_1, U_1, U_0, U_1) (V_1, V_2)$$

iv)  $\downarrow x_2 c_1 c_3 c_5 z$  Robust



$$\therefore (X_1, X_2, X_3, X_4, X_5) = (U_0, U_0, U_0, S_1, S_0) (V_1, V_2)$$

Non-Robust:



$$\therefore (X_1, X_2, X_3, X_4, X_5) = (U_0, U_0, U_0, U_1, U_1) (V_1, V_2)$$

3.

For the schematic shown in figure 8.13, the schematic in Figure 1 can be generated from VHDL. Its correctness is verified by the waveform as shown in Figure 2.




Figure 1 Schematic of Figure 8.13




Figure 2 Validation Waveform of Schematic

The delay path of i) and ii) is shown in the following figures. In Figure 4, the delay path analysed by the program have also determined the route through  $x1\_bar$  and  $x5$  as delay path.




Figure 3 Delay Path of i) and ii) of Q1




Figure 4 Delay Path of iii) and iv) of Q1

The following figures show the testing patterns for all delay paths. Figure 5 shows Robust test patterns and Figure shows non robust test pattern. Comparing to the manually obtained patterns, patterns generated by the program has no XX (Don't care values) available. For this reason, pattern for i) is different to the result obtained by hand as I treated x2 input as XX instead of setting it to S0.

| Report Patterns |            |            |             |              |               |  | Report Patterns |                               |  |  |  |  |  |
|-----------------|------------|------------|-------------|--------------|---------------|--|-----------------|-------------------------------|--|--|--|--|--|
| Pattern num     | Fault name | Fault type | Fault class | Launch clock | Capture clock |  | Loops           | Pattern 0 (fast_sequential)   |  |  |  |  |  |
| 0               | path1r     | str        | DR          | -            | -             |  | Patterns        | Time 0: force_all_pis = 00001 |  |  |  |  |  |
| 1               | path2f     | stf        | DR          | -            | -             |  | 1               | Time 1: force_all_pis = 10100 |  |  |  |  |  |
| 2               | path3r     | str        | DR          | -            | -             |  | 2               | Time 2: measure_all_pos = 0   |  |  |  |  |  |
| 3               | path4f     | stf        | DR          | -            | -             |  | Simulations     | Pattern 1 (fast_sequential)   |  |  |  |  |  |

Figure 5 Robust Test Patterns

In Figure 6, the same test pattern is used to test i) and iii) in non-robust test scenario. Since setting either gate of AND as don't care results in the same output, the program chose to utilize x2 to save generation of another pattern.

| Report Patterns |            |            |             |              |  |
|-----------------|------------|------------|-------------|--------------|--|
| Pattern num     | Fault name | Fault type | Fault class | Launch clock |  |
| 0               | path1r     | str        | DS          | -            |  |
| 0               | path3r     | str        | DS          | -            |  |
| 1               | path2f     | stf        | DR          | -            |  |
| 2               | path4f     | stf        | DR          | -            |  |

| Report Patterns               |  |  |  |  |  |
|-------------------------------|--|--|--|--|--|
| Pattern 0 (fast_sequential)   |  |  |  |  |  |
| Time 0: force_all_pis = 01000 |  |  |  |  |  |
| Time 1: force_all_pis = 10101 |  |  |  |  |  |
| Time 2: measure_all_pos = 0   |  |  |  |  |  |
| Pattern 1 (fast_sequential)   |  |  |  |  |  |
| Time 0: force_all_pis = 10110 |  |  |  |  |  |
| Time 1: force_all_pis = 00000 |  |  |  |  |  |
| Time 2: measure_all_pos = 1   |  |  |  |  |  |
| Pattern 2 (fast_sequential)   |  |  |  |  |  |
| Time 0: force_all_pis = 11111 |  |  |  |  |  |
| Time 1: force_all_pis = 01111 |  |  |  |  |  |
| Time 2: measure_all_pos = 1   |  |  |  |  |  |

Figure 6 Non-Robust Test Patterns

For figure 8.20, Figure 7 shows the schematic generated from VHDL. Its correctness is shown in the waveform in Figure 8.




Figure 7 Schematic of Figure 8.20




Figure 8 Validation Waveform of Figure 8.20

The delay path from TetraMax is presented in Figure 9 and Figure 10.



Figure 9 Delay path for i) and ii)




Figure 10 Delay path for iii) and iv)

The result obtained from the program may be slightly different from that of by hand due to different choice of path.




Figure 11 Robust Test of Q2




Figure 12 non-Robust Test of Q2

4

4. From your text, solve the following problems:  
– Chapter 14: 4, 5, 6, 7 and 8.

14.4 Suppose we are given a new fault model: disturb coupling fault (CFds), defined as follows:

1 Write operations can sensitize faults (regardless of whether they are transition or non-transition write operations).

2 Read operations also can sensitize faults.

The notation for this fault model is the following:  $\langle w0; \downarrow \rangle$ ,  $\langle w0; \uparrow \rangle$ ,  $\langle w1; \downarrow \rangle$ ,  $\langle w1; \uparrow \rangle$ ,  $\langle r0; \downarrow \rangle$ ,  $\langle r0; \uparrow \rangle$ ,  $\langle r1; \downarrow \rangle$ ,  $\langle r1; \uparrow \rangle$ .

Prove that March C– detects all unlinked CFdss.

14.5 Assume a memory with  $B$ -bit words ( $B \geq 2$ ). Modify the MATS+ algorithm such that it detects all AFs and SAFs in a memory with  $B$ -bit words. Give an example of a MATS+ algorithm for a memory with  $B = 4$ .

14.6 Suppose we are given a first-in first-out (FIFO) memory. FIFOs have separate write and read ports. Each port has its own address register which automatically increments upon completion of a read (write) operation; i.e., the read address (RA) is incremented upon the completion of a read operation, and the write address (WA) upon completion of a write operation. A reset operation resets both RA and WA to 0. What are the restrictions for march tests when applied to FIFOs?

14.7 Someone has designed the following test, called the write-address test (WAT), for a memory consisting of 1024 8-bit words:

For  $I = 0$  to 1023 do  $A[I] := (I \bmod 256)$ ;

This means that address 0,  $A[0]$ , gets the value 0 (i.e.,  $A[0]:=0$ ),  $A[1]:=1$ , ...,  $A[255]:=255$ ,  $A[256]:=0$ ,  $A[257]:=1$ , etc.

For  $I = 0$  to 1023 do { Read  $A[I]$ ;  $A[I] := 255 - (I \bmod 256)$  };

i.e., Read  $A[I]$  and Write the complement of  $(I \bmod 256)$ .

For  $I = 0$  to 1023 do Read  $A[I]$

Verify whether this test detects all unlinked AFs, SAFs, TFS, and CFsts. Hint: In order to get a quick feel for the fault coverage, assume initially that the memory consists of 1-bit words (i.e.,  $B = 1$ ).

14.8 Design a minimal march test which detects the following faults:

(a) Linked CFids of the form:  $\langle \uparrow; \downarrow \rangle_{a_1} \# \langle \uparrow; \downarrow \rangle_{a_2}$ .

Note: This fault consists of two CFids, for which  $a_1 < v$  and  $a_2 < v$ ;  $a_1 < v$  means that the address of a-cell  $a_1$  is lower than the address of the v-cell.

(b) Linked CFids of the form  $\langle \uparrow; \downarrow \rangle \# \langle \uparrow; \downarrow \rangle$ . The fault consists of two CFids; the a-cells may take on any position relative to the v-cell.

14.7

14.8

a)  $M0: \uparrow \downarrow (w_0)$   
 $M1: \downarrow \uparrow (r_0, w_1)$   
 $M2: \downarrow \uparrow (r_0)$

14.4 March C-

{ $M0:\uparrow\downarrow(w_0); M1:\uparrow\downarrow(r_0,w_1); M2:\uparrow\downarrow(r_1,w_0); M3:\downarrow\uparrow(r_0,w_1); M4:\downarrow\uparrow(r_1,w_0); M5:\uparrow\downarrow(r_0)$ }

| Faults                            | Condition | Sensitizing | Detect     |
|-----------------------------------|-----------|-------------|------------|
| $\langle w_0; \downarrow \rangle$ |           | $M_2, W_0$  | $M_2, R_1$ |
| $\langle w_0; \uparrow \rangle$   |           | $M_0, W_0$  | $M_1, R_0$ |
| $\langle w_1; \downarrow \rangle$ |           | $M_1, W_1$  | $M_2, R_1$ |
| $\langle w_1; \uparrow \rangle$   |           | $M_3, W_1$  | $M_3, R_0$ |
| $\langle r_0; \downarrow \rangle$ |           | $M_3, R_0$  | $M_4, R_1$ |
| $\langle r_0; \uparrow \rangle$   |           | $M_3, R_0$  | $M_3, R_0$ |
| $\langle r_1; \downarrow \rangle$ |           | $M_4, R_1$  | $M_4, R_1$ |
| $\langle r_1; \uparrow \rangle$   |           | $M_5, R_1$  | $M_5, R_0$ |

14.5  
MATS+

• MATS+ algorithm: { $M0:\uparrow\downarrow(w_0)$ ;  $M1:\uparrow\downarrow(r_0,w_1)$ ;  $M2:\downarrow\uparrow(r_1,w_0)$ }


$B=4$









$M0: \uparrow\downarrow (w_0000)$ ;  $M1: \uparrow\downarrow (r_0000, w_1111)$ ;  
 $M2: \downarrow\uparrow (r_1111, w_0000)$

14.6

Restriction includes synchronization of both RA and WA at each M element of march test.

Ensure increment of RA / WA at the same time  
 Ensure Reset is done to both signals  
 RA and WA are accessing the same FIFO memory slot.




| Complexity of Address decoder 5-of-7 Transition               |   |  |   |   |
|---|---|--|---|---|
| Faults  | Condition   | Sensitizing  | Defection   | Comments  |
| AFs   |   |  |   | $M_1 + M_4$ together satisfy Condition for detecting AFs. $M_1 \Rightarrow AFD$ $M_4 \Rightarrow AFD$ |
| SAF<br>$\nwarrow$<br>$\swarrow$                               |   | $M_1$ writes 1 attempted from low addr to high addr                                    | $M_2$ reads and expect 1 (if $sao = 0$ , 0 is read)<br>error reported   |   |
| SAF<br>$\swarrow$   |   | $M_0$ writes 0 attempted   | $M_1$ reads and expect 0 (if $sai = 1$ , 1 is read, error reported)   |   |
| TF<br>$\uparrow$<br>$\downarrow$                              |   | $M_1$ provides transition from 0 $\rightarrow$ 1                                       | $M_2$ reads and expect 1 if read 0, error.  |   |
| TF<br>$\downarrow$  |   | $M_2$ provides transition from 1 $\downarrow$ 0  | $M_3$ reads and expect 0 if read 1, error.  |   |
| CFin<br>$\swarrow$<br>$\uparrow$<br>$\downarrow$<br>$(j < i)$ | a-cell ( $C_j$ )<br>$\swarrow$<br>$\uparrow$<br>$\downarrow$<br>$(j < i)$ | $M_1$ w1, if fault exists, toggles a value @ higher mem as it marches $\uparrow$       | $M_1$ when try to read 0 as marching $\uparrow$ , will detect erroneous 1 set by attempting to write to lower mem value |                   |
| CFin<br>$\swarrow$<br>$\downarrow$<br>$\uparrow$<br>$(j < i)$ | a-cell ( $C_j$ )<br>$\swarrow$<br>$\downarrow$<br>$\uparrow$<br>$(j < i)$ | $M_2$ wo toggles a value @ high mem as it march $\uparrow$                             | $M_2$ when try to read 1 as marching $\uparrow$ , detect erroneous 0 set by early                                       |                   |
| CFin<br>$\swarrow$<br>$\uparrow$<br>$\downarrow$<br>$(j > i)$ | a-cell ( $C_j$ )<br>$\swarrow$<br>$\uparrow$<br>$\downarrow$<br>$(j > i)$ | $M_3$ w1 toggles a value @ lower mem as it $\downarrow$                                | $M_3$ when r0 as marching $\downarrow$ will detect erroneous 1's  |                  |
| CFin<br>$\swarrow$<br>$\downarrow$<br>$\uparrow$<br>$(j > i)$ | a-cell ( $C_j$ )<br>$\swarrow$<br>$\downarrow$<br>$\uparrow$<br>$(j > i)$ | $M_4$ wo toggles a value @ lower mem as it $\downarrow$                                | $M_4$ r1 as marching $\downarrow$ will detect erroneous 0's   |                  |
| CFid<br>$\swarrow$  | a-cell<br>$\swarrow$<br>$\uparrow$<br>$\downarrow$                        | $M_3$ writes 1 and, if fault, changes a value @ higher mem to 0 as marching $\uparrow$ | $M_4$ reads, expect 1 but detect erroneous 0 as marching $\uparrow$   |                  |
| CFid<br>$\swarrow$  | a-cell<br>$\swarrow$<br>$\uparrow$  | $M_1$ writes 1 and changes a val @ high mem to 1 as marching $\uparrow$                | $M_1$ reads, expect 0 but detect erroneous 1  |                  |
| CFid<br>$\swarrow$  | a-cell<br>$\swarrow$  | $M_2$ writes 0 and changes a val @ higher mem to 0 as marching $\uparrow$              | $M_2$ reads, expect 1 but detect 0  |                  |
| CFid<br>$\swarrow$  | a-cell<br>$\swarrow$  | $M_4$ writes 0 and changes a value @ higher mem to 1 as marching $\downarrow$          | $M_5$ reads expect 0 but detect 1.  |   |
| CFid<br>$\swarrow$  | a-cell<br>$\swarrow$  | $M_1$ writes 1 and changes a value @ lower mem to 0 as marching $\uparrow$             | $M_2$ reads expect 1 but detect 0.  |                  |
| CFid<br>$\swarrow$  | a-cell<br>$\swarrow$  | $M_3$ writes 1 and changes a value @ lower mem to 1 as marching $\downarrow$           | $M_3$ reads expect 0 but detect 1.  |                  |


Cond. AF: The march test has to contain the following march elements

1.  $\sqcap(r_x, \dots, w_x^*)$  This means either  $\sqcap(r_0, \dots, w_1)$  or  $\sqcap(r_1, \dots, w_0)$
2.  $\sqcup(r_x^*, \dots, w_x)$  Note: '...' means any # of  $r$  or  $w$  operations

|  |  |  |   |                              |
|--|--|--|---|------------------------------|
| CFid<br>$\langle \downarrow; 0 \rangle$  | a-cell<br>$>$ v-cell                                       | M <sub>4</sub> writes 0 and changes a value @ lower mem to 0 as marching $\downarrow$  | M <sub>4</sub> reads expect 1 but detect 0. |                              |
| CFid<br>$\langle \downarrow; 1 \rangle$  | a-cell<br>$>$ v-cell                                       | M <sub>0</sub> writes 0 and changes a value @ lower mem to 1   | M <sub>1</sub> reads expect 0 but detect 1. |                              |
| Linked CFid<br>$\langle \uparrow; 0 \rangle a_1$<br>linked to<br>$\langle \uparrow; 1 \rangle a_2$ | a <sub>2</sub> -cell <<br>a <sub>1</sub> -cell <<br>v-cell | M <sub>3</sub> writes 1 <sup>to a<sub>2</sub></sup> and changes v-cell to 0,<br>but write 1 to a <sub>2</sub><br>changes v-cell to 1,<br>making it work normal | None  | cannot detect<br>Linked CFid |



CF st



All CFst's can be detected as 4 states of 2 cells are reached

| Step | March element  | State before operation | operation             | state after operation |
|------|----------------|------------------------|-----------------------|-----------------------|
| 1    | M <sub>0</sub> |                        | W <sub>0</sub> in i   | S <sub>00</sub>       |
| 2    |                |                        | W <sub>0</sub> in j   | S <sub>00</sub>       |
| 3    | M <sub>1</sub> | S <sub>00</sub>        | R <sub>0</sub> from i | S <sub>00</sub>       |
| 4    |                | S <sub>00</sub>        | W <sub>1</sub> to i   | S <sub>10</sub>       |
| 5    |                | S <sub>10</sub>        | R <sub>0</sub> from j | S <sub>10</sub>       |
| 6    |                | S <sub>10</sub>        | W <sub>1</sub> to j   | S <sub>11</sub>       |
| 7    | M <sub>2</sub> | S <sub>11</sub>        | R <sub>1</sub> from i | S <sub>11</sub>       |
| 8    |                | S <sub>11</sub>        | W <sub>0</sub> to i   | S <sub>01</sub>       |
| 9    |                | S <sub>01</sub>        | R <sub>1</sub> from j | S <sub>01</sub>       |
| 10   |                | S <sub>01</sub>        | W <sub>0</sub> to j   | S <sub>00</sub>       |
| 11   |                |                        |                       |                       |

6.

Determine if: (i) AFs, (ii) SAFs, (iii) TFS, (iv) unlinked CFs (CFin, CFid, CSst), and (v) linked CFids faults can be detected by IFA-13 march test shown below.





$\{M0 : \lceil (w0); M1 : \lceil (r0, w1, r1); M2 : \lceil (r1, w0, r0); M3 : \lceil (r0, w1, r1);$   
 $M4 : \lceil (r1, w0, r0); Delay; M5 : \lceil (r0, w1); Delay; M6 : \lceil (r1)\}$

As you know, in some categories (e.g. coupling faults), there may be multiple faults. You need to justify/prove your answer for each fault. To do this for each case, carefully tabulate which March element(s) ( $M_i$ ) stimulates it and which element(s) detects it. If there are multiple scenarios to detect a particular fault, list them all.

**Cond. AF:** The march test has to contain the following march elements


1.  $\lceil (rx, \dots, wx^*)$  This means either  $\lceil (r0, \dots, w1)$  or  $\lceil (r1, \dots, w0)$

2.  $\lceil (rx^*, \dots, wx)$  Note: "...'" means any # of  $r$  or  $w$  operations


| Faults   | Condition  | Sensitizing  | Defection   | Comments  |
|--|--|--|---|---|
| AFs  |  |  |   | $M_1 + M_4$ together satisfy Condition for detecting AFs. $M_1 \Rightarrow AFD$ $M_4 \Rightarrow AFD$ |
| SAF<br>$\leftarrow V/O\rightleftharpoons$                              |  | $M_1$ writes 1 attempted marching $\uparrow\uparrow$   | $M_2$ reads and expect 1 erroneous 0 will be detected   |   |
| SAF<br>$\leftarrow V/1\rightleftharpoons$                              |  | $M_2$ writes 0 attempted marching $\uparrow\uparrow$   | $M_3$ reads and expect 0 (if sa1, 1 is read, error reported) marching $\downarrow\downarrow$                  |   |
| TF transition<br>$\uparrow\uparrow/O\rightleftharpoons$                |  | $M_1$ provides transition from 0 $\uparrow\uparrow 1$  | $M_2$ reads and expect 1 if read 0, error.  |   |
| TF<br>$\leftarrow\downarrow/O\rightleftharpoons$                       |  | $M_2$ provides transition from 1 $\downarrow\downarrow 0$  | $M_2$ reads and expect 0 if read 1, error.  |   |
| CFin<br>$\leftarrow\uparrow;\uparrow\rightleftharpoons$<br>$(j < i)$   | a-cell (C <sub>j</sub> )<br>$\leftarrow V\text{-cell } (C_i)$  | $M_1, w_1$ , if fault exists, toggles a value @ higher mem addr as it marches $\uparrow\uparrow$ | $M_1$ , when try to read 0 as marching, will detect erroneous 1 set by attempting to write to lower mem value |                   |
| CFin<br>$\leftarrow\downarrow;\uparrow\rightleftharpoons$<br>$(j < i)$ | a-cell (C <sub>j</sub> )<br>$\leftarrow V\text{-cell } (C_i)$  | $M_2, w_0$ , toggles a value @ high mem addr as it marches $\uparrow\uparrow$                    | $M_2$ when try to read 1 as marching $\uparrow\uparrow$ , detect erroneous 0 set by early                     |                  |
| CFin<br>$\leftarrow\uparrow;\uparrow\rightleftharpoons$<br>$(j > i)$   | a-cell (C <sub>j</sub> )<br>$\rightarrow V\text{-cell } (C_i)$ | $M_3, w_1$ , toggles a value @ lower mem as it $\downarrow\downarrow$                            | $M_3$ when r0 as marching $\downarrow\downarrow$ will detect erroneous 1's                                    |                  |
| CFin<br>$\leftarrow\downarrow;\uparrow\rightleftharpoons$<br>$(j > i)$ | a-cell (C <sub>j</sub> )<br>$\rightarrow V\text{-cell } (C_i)$ | $M_4, w_0$ , toggles a value @ lower mem as it $\downarrow\downarrow$                            | $M_4$ r1 as marching $\downarrow\downarrow$ will detect erroneous 0's   |                  |
| CFid<br>$\leftarrow\uparrow;j\rightleftharpoons$                       | a-cell<br>$\leftarrow V\text{-cell}$                           | $M_3$ writes 1 and, if fault, change v-cell @ high mem to 0 as marching $\uparrow\uparrow$       | $M_4$ reads, expect 1 but detect erroneous 0 as marching $\uparrow\uparrow$                                   |                  |
| CFid<br>$\leftarrow\uparrow;j\rightleftharpoons$                       | a-cell<br>$\leftarrow V\text{-cell}$                           | $M_1$ writes 1 and changes a val @ high mem to 1 as marching $\uparrow\uparrow$                  | $M_1$ reads, expect 0, but detect erroneous 1   |                  |
| CFid<br>$\leftarrow\downarrow;j\rightleftharpoons$                     | a-cell<br>$\leftarrow V\text{-cell}$                           | $M_2$ writes 0 and changes a val @ higher mem to 0 as marching $\uparrow\uparrow$                | $M_2$ reads, expect 1 but detect 0  |                  |
| CFid<br>$\leftarrow\downarrow;j\rightleftharpoons$                     | a-cell<br>$\leftarrow V\text{-cell}$                           | $M_4$ writes 0 and changes a value @ higher mem to 1 as marching $\uparrow\uparrow$              | $M_5$ reads expect 0 but detect 1   |   |
| CFid<br>$\leftarrow\uparrow;j\rightleftharpoons$                       | a-cell<br>$\rightarrow V\text{-cell}$                          | $M_1$ writes 1 and changes a value @ lower mem to 0 as marching $\uparrow\uparrow$               | $M_2$ reads expect 1 but detect 0   |                  |
| CFid<br>$\leftarrow\uparrow;j\rightleftharpoons$                       | a-cell<br>$\rightarrow V\text{-cell}$                          | $M_3$ writes 1 and changes a value @ lower mem to 1 as marching $\uparrow\uparrow$               | $M_3$ reads expect 0 but detect 1   |                  |

|             |   |                            |  |   |
|-------------|---|----------------------------|--|---|
| CFid        | a-cell<br>< $\downarrow;0$              | $a > v$ -cell              | M <sub>0</sub> writes 0 and changes a value @ lower mem to 0 as marching $\downarrow$                                    | M <sub>0</sub> reads expect 1 but detect 0. |
| CFid        | a-cell<br>< $\downarrow;1$              | $a > v$ -cell              | M <sub>0</sub> writes 0 and changes a value @ lower mem to 1 as marching $\uparrow$                                      | M <sub>0</sub> reads expect 0 but detect 1. |
| Linked CFid | $a_2$ -cell <<br>$a_1$ -cell <<br>$a_2$ | $a_1$ -cell <<br>$v$ -cell | M <sub>2</sub> writes 1 and changes $v$ -cell to 0, but write 1 to $a_2$ , changes $v$ -cell to 1, making it work normal | None  |

cannot detect  
Linked CFid



CFst



All CFst's can be detected as 4 states of 2 cells are reached

| Step | March Element  | State before operation | operation             | State after operation |
|------|----------------|------------------------|-----------------------|-----------------------|
| 1    |                |                        | W <sub>0</sub> in i   |                       |
| 2    |                |                        | W <sub>0</sub> in j   | S <sub>00</sub>       |
| 3    | M <sub>1</sub> | S <sub>00</sub>        | R <sub>0</sub> from i | S <sub>00</sub>       |
| 4    |                | S <sub>00</sub>        | W <sub>1</sub> to i   | S <sub>10</sub>       |
| 5    |                | S <sub>10</sub>        | R <sub>1</sub> from i | S <sub>10</sub>       |
| 6    |                | S <sub>10</sub>        | R <sub>0</sub> from j | S <sub>00</sub>       |
| 7    |                | S <sub>10</sub>        | W <sub>1</sub> to j   | S <sub>11</sub>       |
| 8    |                | S <sub>11</sub>        | R <sub>1</sub> from j | S <sub>11</sub>       |
| 9    | M <sub>2</sub> | S <sub>11</sub>        | R <sub>1</sub> from i | S <sub>11</sub>       |
| 10   |                | S <sub>11</sub>        | W <sub>0</sub> to i   | S <sub>01</sub>       |
|      |                | S <sub>01</sub>        | R <sub>0</sub> from i | S <sub>01</sub>       |
|      |                | S <sub>01</sub>        | R <sub>1</sub> from j | S <sub>01</sub>       |
|      |                | S <sub>01</sub>        | W <sub>0</sub> to j   | S <sub>00</sub>       |
|      |                | S <sub>00</sub>        | R <sub>0</sub> from j | S <sub>00</sub>       |

## 7.

All test methods up to current detect faults that are not explainable using known FFMs. As a result, new FFMs need to be created so that it can not only compete in coverage with the industrial march test, but also allow new FFMs to be detectable. Since none of the industrial march test detect all realistic faults, March SS test is introduced in the article to cover all static simple FFMs.

To define “static simple FFM”, the article brought in the concept of fault primitives, which defines the set of targeted FFMs. Under the concept, a set of targeted FFMs is described in  $\langle S/F/R \rangle$ , where S defines sensitizing operation sequence, F defines faulty behaviour, and R is the resultant value. Depending on ways of sensitisation, number of operations, and influence between faults, one can class a set of FFMs into single-port or multi-port, static or dynamic, simple or linked. A set of static simple FFM can then be defined as faults sensitised by performing at most 1 operation, and each fault cannot influence each other.

As the test is designed to test on RAM, functional fault models on RAM can be divided into single-cell FFMs and two-cell FFMs, according to number of cells the fault impacts. Faults in single-cell FFMs include state fault (SF), transition fault (TF), write disturb faults (WDF), read destructive fault (RDF), deceptive read destructive fault (DRDF), and incorrect read fault (IRF). Faults in two-cell FFMs include state coupling fault (CFst), disturb coupling fault (CFds), transition coupling fault (CFtr), write destructive coupling fault (CFwd), read destructive coupling fault (CFrd), deceptive read destructive coupling fault (CFdrd), and incorrect read coupling fault (CFir).

By analysing the common fault primitives ( $\langle S/F/R \rangle$ ) across all the faults above, March SS is developed to cover all faults mentioned above to hit multiple birds in one stone. Since other March tests do not have the common fault primitive when designed, they cannot guarantee all faults above are covered. However, while March SS provides the best coverage, its test length of  $22n$  is the longest in the table. It will depend on the application and desired fault coverage to judge whether it's worthy to trade off long test time with higher coverage.