
lab4_b123276353

1. State Transition Graph



So:數據兩個矩陣的 col 和 row。

S₁:讀取矩陣每個位置的數值。

S₂:輸出矩陣乘法結果。


開始由 S_0 開始,進行讀取,i 到 2 的時候下一個 state 為 S_1 。

 S_1 主要進行讀檔,可以先進行運算,讀完之際(和 S_1 得到的大小相符),下一個 state 為 S_2 。

 S_2 進行輸出,輸出完之際(和 S_1 得到的大小相符)即結束。 Reset=1 時全部狀態初始化(SO)。

2.Block Diagram

如同下圖:



3.ncverilog 模擬結果 (sim + syn)

sim:

```
1 is correct.
2 is correct.
3 is correct.
Row: 1 Column:
     0 is correct.
1 is correct.
2 is correct.
Row: 1 Column:
     3 is correct.
```

syn:

.(略)

```
Acetab: *W,LUWNSP (./WM_syn.v.28588]33): 1 output port was not connected:
Acetab: (/theda21_2/GBOK_IC_contest/cur/Verilog/tsmc13.v.20199): ON

TLATXI \new_data_reg[18][3][12] ( .G(M728), .D(n32886), .O(
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518)3): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518)3): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.28518]33): 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.1868]3]: 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.1868]3]: 1 output port was not connected:
Acetab: *W.LUWNSP (./MM_syn.v.1868]7]: The interconnect source test.mmmm.U29620.Y is separated by a unidirectional continuous assign from the destinat ion test.mmmm.ualt [132.UB54.A. The port annotation will still occur.
Assign note alia]:
Acetab: *W.SORNCAP (./MM_syn.v.1868]7]: The interconnect source test.mmmm.U29620.Y is separated by a unidirectional continuous assign from the destinat ion test.mmmm.ualt [132.UB54.A. The port annotation will still occur.
Assign note alia]:
Acetab: *W.SORNCAP (./MM_syn.v.1868]7]: The interconnect source test.mmmm.U29620.Y is separated by a unidirectional continuous assign from the destinat ion test.mmmm.ualt [132.UB54.A.
```

.(略)

```
| No. | No.
```

1 is correct.

3 is correct.