# MARMARA UNIVERSITY – FACULTY OF ENGINEERING

# LABORATORY ASSIGNMENT #2 REPORT



Student Name, Surname: Hasan Şenyurt – Yusuf Akbulut

**Student ID:** 150120531 - 150118023

**Department:** Computer Engineering

# **TABLE OF CONTENTS**

- CPU DESIGN
- COMPONENTS FOR CPU
  - 8-BIT ALU
  - CONTROL UNIT
  - 8-BIT ACCUMULATOR
  - 12 BIT INSTRUCTION REGISTER
  - 8-BIT PROGRAM COUNTER
  - 7-SEGMENT DRIVER
  - FLAG REGISTER
- 8 SAMPLE OPERATION EXECUTING ON THE FPGA

#### **CPU DESIGN**

We have designed 8-bit CPU with 4-bit opcode. It is designed for only L-type instructions. It has 7 components as shown below. This processor receives instruction from us as input. Gives us output in 4 ways. The first is with 7-segment driver. After each operation the value in accumulator is seen on this driver. In addition, Flag register values, PC value and current clock cycle are indicated by the LEDs on the FPGA on which we will install our processor. For this, we assign the appropriate output values to the correct LED pins.

```
⊟module cpu_2(
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 4 25 26 27 28 29 30 33 33 34 35 36 37 8 38 39 40 41 2 43 44 45
                input [3:0]
input [7:0]
input clk,
                                   opcode,
data.
                output c.
                output z,
               output n,
output ov,
output f,
output d,
              output u,
output e,
output [7:0]
output [6:0]
output [6:0]

*nut [6:0]
                                     pc_address,
seg0,
                                     sea2
              //CU
control_unit(clk,f,d,e);
              eight_bit_counter(clk,f,1'b1,pc_address);
              //INSTRUCTION REGISTER
wire [11:0] opcode_data;
twelve_bit_instruction_register({opcode,data},d,1'b1,clk,opcode_data);
              //ALU
wire [7:0] result;
wire [7:0] acc_result;
wire cw,zw,nw,ovw;
eight_bit_alu(opcode_data[11:8],opcode_data[7:0],acc_result,result,cw,zw,nw,ovw);
              //FLAG REGISTER
flag_register({cw,zw,nw,ovw},e,1'b1,clk,{c,z,n,ov});
                  //ACCUMULATOR
                  eight_bit_accumulator(result,e,1'b1,clk,acc_result);
                  //SEVEN SEGMENT
                  seven_segment(clk,acc_result,seg0,seg1,seg2,seg3);
46
47
            endmodule
```

Figure-1: Verilog Code for the 8-bit CPU




Figure-2: RTL View for the 8-bit CPU

#### COMPONENTS FOR CPU

## 8-BIT ALU

We had designed the 8-bit ALU for the previous lab project so the details about the ALU available there.

### **CONTROL UNIT**

We control 3 clock cycles with the Control Unit. These three cycles are Fetch, Decode and Execute respectively. Each cycle signal is connected to an LED pin on the FPGA. The appropriate LED lights up according to which cycle is running. Control Unit is not in any clock cycle by default. It moves to the next cycle at every clock that comes to itself. In this way, it controls that the instruction is running correctly.

Figure-1: Verilog Code for Control Unit (1)

Figure-2: Verilog Code for Control Unit (2)




Figure-3: RTL View of Control Unit

### 8-BIT ACCUMULATOR

Accumulator is a register. We use an 8-bit accumulator for this processor. It consists of 8 1-bit registers. We keep the ALU results in this register. For the next operation, an input of the ALU comes from the accumulator.

Figure-1: Verilog Code of 8-bit accumulator




Figure-2: RTL View of 1-bit register




Figure-3: RTL View of 8-bit accumulator

# 12 BIT INSTRUCTION REGISTER

The 12-bit instruction register consists of 12 1-bit registers. The instruction to be executed on the CPU arrives in this register, where it is decoded and the appropriate code snippets are passed to other appropriate components in the processor.

Figure-1: Verilog Code of 12-bit Instruction Register




Figure-2: RTL View of 12-bit Instruction Register (1)




Figure-3: RTL View of 12-bit Instruction Register (2)

## 8-BIT PROGRAM COUNTER

A PC is a component that normally gives an instruction address. However, we do not use ROM in this processor, and the output from the PC is connected to the LED pins. It has an incrementer and its value increases by one after each fetch signal from the control unit.

```
⊟module eight_bit_counter(
1
2
3
4
5
6
7
8
9
            input clk,
input store,
input rst,
output reg [7:0] out
      L);
            always @(posedge clk)
            begin
     if (store == 1'b1)
     begin
11
12
13
                         (!rst || out == 8'b11111111) out <= 8'b000000000;
                      else out <= out + 1'b1;
14
15
16
            end
       endmodule
```

Figure-1: Verilog Code of 8-bit Program Counter




Figure-2: RTL View of 8-bit Program Counter

## 7-SEGMENT DRIVER

7-Segment Driver is connecting to the accumulator. In our processor, it is responsible for displaying the data in the accumulator. It analyzes the binary data it coming from acc, converts it to decimal and displays that decimal value.

```
□module seven_segment(
 1
2
3
4
5
6
7
8
9
                 input clk,
input [7:0] data,
output reg [6:0] seg0,
output reg [6:0] seg1,
output reg [6:0] seg2,
output reg [6:0] seg3
         );
                 reg [7:0] temp;
reg sign;
reg [3:0] hundreds;
reg [3:0] tens;
reg [3:0] ones;
10
11
12
13
14
15
16
17
                  always @(posedge clk)
                  begin
       18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
                         temp = data;
                         //HUNDREDS
                         if (data[7] == 1) begin
sign = 1'b1;
       temp = \sim(data - 1'b1);
       F
                         end
                         else begin
                                sign = 1'b0;
                         end
       F
                         if (temp >= 100) begin
                                hundreds = 1;
                         end
       上
                         else begin
                                hundreds = 0;
35
                         end
36
```

Figure-1: Verilog Code of 7-bit Segment Driver (1)

```
//TENS
38
39
               temp = data - hundreds*100;
40
               if (data[7] == 1) begin
   temp = ~(data - 1'b1) - hundreds*100;
41
    42
43
44
               end
45
46
47
               if (temp >= 90) begin
                    tens = 9;
48
    上
               end
49
               else if (temp >= 80) begin
50
                    tens = 8;
    1-01-01-0
51
52
53
               end
               else if (temp >= 70) begin
                    tens = 7;
54
55
               end
               else if (temp >= 60) begin
56
57
                    tens = 6;
               end
58
               else if (temp >= 50) begin
59
    -
                    tens = 5;
60
61
               else if (temp >= 40) begin
62
    -
                    tens = 4;
63
               end
64
               else if (temp >= 30) begin
    T
65
                    tens = 3;
66
67
               else if (temp \geq 20) begin
    Ī
F
68
                    tens = 2;
69
70
               else if (temp >= 10) begin
71
72
                    tens = 1;
               end
```

Figure-2: Verilog Code of 7-bit Segment Driver (2)

```
else begin
  74
                                    tens = 0;
  75
  76
77
                              //ONES
  78
                            ones = temp - tens*10;
  79
                     end
  80
  81
                     always @(*)
  82
          begin
  83
  84
                            case (sign)
          \dot{\Box}
                                    1'b0: seg0 = 7'b1000000;
1'b1: seg0 = 7'b0111111;
  85
  86
                                    default: seg0 = 7'b1000000;
  87
  88
  89
                            endcase
  90
                            case (hundreds)
          \dot{\Box}
                                   4'b0000: seg1 = 7'b1000000;
4'b0001: seg1 = 7'b1001111;
4'b0010: seg1 = 7'b0100100;
default: seg1 = 7'b1000000;
  91
  92
  93
  94
  95
                            endcase
  96
  97
                            case (tens)
          4'b0000: seg2 = 7'b1000000;
4'b0001: seg2 = 7'b1001111;
4'b0010: seg2 = 7'b0100100;
4'b0011: seg2 = 7'b0000110;
  98
  99
100
101
                                   4'b0101: seg2 = 7'b0000110;

4'b0100: seg2 = 7'b0001011;

4'b0101: seg2 = 7'b0010010;

4'b0110: seg2 = 7'b0010000;

4'b0111: seg2 = 7'b00000000;

4'b1001: seg2 = 7'b00000000;
102
103
104
105
106
                                    4'b1001: seg2 = 7'b00000010;
107
                                    default: seg2 = 7'b10000000;
108
                            endcase
109
110
111
                            case (ones)
          4'b0000: seg3 = 7'b1000000;
4'b0001: seg3 = 7'b1001111;
4'b0010: seg3 = 7'b0100100;
112
113
114
                                   4'b0011: seg3 = 7'b0000110;
115
                                   4'b0101: seg3 = 7'b0000110;

4'b0101: seg3 = 7'b0010010;

4'b0110: seg3 = 7'b0010000;

4'b0111: seg3 = 7'b00100011;

4'b1000: seg3 = 7'b00000000;
116
117
118
119
120
                                   4'b1001: seg3 = 7'b0000010;
121
                                   default: seg3 = 7'b1000000;
122
123
124
                            endcase
                    end
125
            endmodule
126
```

Figure-3: Verilog Code of 7-bit Segment Driver (3)




Figure-4: RTL View of 7-bit Segment Driver

### FLAG REGISTER

The Flag Register consists of 4 1-bit registers. Each holds the value of a flag. Flag values come from the ALU. Each register is also connected to some LEDs on the FPGA and when their value is 1, the LED they are connected to lights up.

Figure-1: Verilog Code of Flag Register




Figure-2: RTL View of Flag Register

### 8 SAMPLE OPERATION EXECUTING ON THE FPGA

First of all, we have compiled our CPU code by connecting to the lab computer. We made the necessary pin assignments. We have connected the right inputs to the appropriate switch pins for the instructions to be given as input and the suitable outputs to the correct LED pins. Then we uploaded our code to FPGA with programmer. Below, there are 8 operations and its details executed in the FPGA with our CPU.




Figure-1: Some pin assignments on the FPGA




Figure-2: First condition of the FPGA

In the first condition of the FPGA, all LEDs are off and 7-segment is set to 0000. There are totally 18 LEDs in our FPGA. The first 8 left LEDs [0,7] are for the PC. [10, 12] LEDs are for the states; fetch, decode and execute respectively. [14,17] are for the flags; carry, zero, negative and overflow respectively. LED's 8, 9 and 13 are not used for our project.

After each clock signal to be given to the control unit, the next state will be active. PC increments by one after each fetch state is completed. After each execute state is completed the flags are set and the accumulator keeps the ALU result. In order to write this result to 7-segment, one more state is needed. When the fetch state of the instruction is complete, the accumulator value from the previous instruction is written to the 7-segment.

#### **OPERATION 1:**

MOVE 12 010000001100(Opcode + value 12) After the operation ACC should be: 12




Figure-3: First Clock of the Operation 1

Current State: Fetch - PC:0 - Flags: 0000 - ACC:0 - 7-Segment: 0




Figure-4: Second Clock of the Operation 1

Current State: Decode - Completed State: Fetch - PC:1 - Flags: 0000 - ACC: 0




Figure-5:

Current State: Execute - Completed State: Decode - PC:1 - Flags: 0000 - ACC: 0

7-Segment: 0



Figure-6:

Current State: Fetch - Completed State: Execute - PC:1 - Flags: 0000 (Flags are set in this state but all are still zero) - ACC: 12 - 7-Segment: 0




Figure-7:

Current State: Decode - Completed State: Fetch - PC:2 - Flags: 0000 - ACC: 12

7-Segment: 12

### OPERATION 2:

ADD 15 000000001111(Opcode + value 15) After the operation ACC should be: 27

For this operation, it is enough to open the 1st and 2nd switches and close the 11th switch. Then, we give the Control Unit a new clock, so that the decode state is completed and thus the new input is taken to IR.




Figure-8:

Current State: Execute - Completed State: Decode - PC:2 - Flags: 0000 - ACC: 12



Figure-9:

Current State: Fetch - Completed State: Execute - PC:2 - Flags: 0000(Still all zero)

ACC: 27 - 7-Segment: 12




Figure-10:

Current State: Decode - Completed State: Fetch - PC:3 - Flags: 0000 - ACC: 27

7-Segment: 27

#### **OPERATION 3:**

SUB 36 000100100100(Opcode + value 36) After the operation ACC should be: 9

For this operation, we opened the  $6^{th}$  and  $9^{th}$  switches and closed the  $1^{st}$ ,  $2^{nd}$  and  $4^{th}$  switches. Then, we give the Control Unit a new clock, so that the decode state is completed and thus the new input is taken to IR.




Figure-11:

Current State: Execute - Completed State: Decode - PC:3 - Flags: 0000 - ACC: 27




Figure-12:

Current State: Fetch - Completed State: Execute - PC:3 - Flags: 1000 - ACC: 9




Figure-13:

Current State: Decode - Completed State: Fetch - PC:4 - Flags: 1000 - ACC:9 7-Segment: 9

### **OPERATION 4:**

INC 0 011100000000(Opcode + value 0) After the operation ACC should be: 10

For this operation, we opened the  $10^{th}$  and  $11^{th}$  switches and closed the  $3^{rd}$  and  $6^{th}$  switches. Then, we give the Control Unit a new clock, so that the decode state is completed and thus the new input is taken to IR.




Figure-14:

Current State: Execute - Completed State: Decode - PC:4 - Flags: 1000 - ACC:9




Figure-15:

Current State: Fetch - Completed State: Execute - PC:4 - Flags: 0000 - ACC:10




Figure-16:

Current State: Decode - Completed State: Fetch - PC:5 - Flags: 0000 - ACC:10

7-Segment: 10

### **OPERATION 5:**

SHFL 8 010100001000 (Opcode + value 8) After the operation ACC should be: 16

For this operation, we opened the 4<sup>th</sup> switch and closed the 10<sup>th</sup> switch. Then, we give the Control Unit a new clock, so that the decode state is completed and thus the new input is taken to IR.




Figure-17:

Current State: Execute - Completed State: Decode - PC:5 - Flags: 0000 - ACC:10




Figure-18:

Current State: Fetch - Completed State: Execute - PC:5 - Flags: 0000 - ACC:16




Figure-19:

Current State: Decode - Completed State: Fetch - PC:6 - Flags: 0000 - ACC:16

7-Segment: 16

### **OPERATION 6:**

SHFR 16 011000010000 (Opcode + value 16) After the operation ACC should be: 8

For this operation, we opened the  $5^{th}$  and  $10^{th}$  switches and closed the  $4^{th}$  and  $9^{th}$  switches. Then, we give the Control Unit a new clock, so that the decode state is completed and thus the new input is taken to IR.




Figure-20:

Current State: Execute - Completed State: Decode - PC:6 - Flags: 0000 - ACC:16




Figure-21:

Current State: Fetch - Completed State: Execute - PC:6 - Flags: 0000 (not changed)

ACC: 8 - 7-Segment: 16




Figure-22:

Current State: Decode - Completed State: Fetch - PC:7 - Flags: 0000 ACC: 8

7-Segment: 8

### **OPERATION 7:**

OR 7 001100000111 (Opcode + value 7) After the operation ACC should be: 15

For this operation, we opened the  $1^{st}$ ,  $2^{nd}$ ,  $3^{rd}$  and  $9^{th}$  switches and closed the  $5^{th}$  and  $11^{th}$  switches. Then, we give the Control Unit a new clock, so that the decode state is completed and thus the new input is taken to IR.




Figure-23:

Current State: Execute - Completed State: Decode - PC:7 - Flags: 0000 ACC:8




Figure-24:

Current State: Fetch - Completed State: Execute - PC:7 - Flags: 0000(not changed)

ACC: 15 7-Segment: 8




Figure-25:

Current State: Decode - Completed State: Fetch - PC:8 - Flags: 0000 - ACC: 15

7-Segment: 15

### **OPERATION 8:**

MOVE -128 010010000000 (Opcode + value -128) After the operation ACC

should be: -128

For this operation, we opened the  $8^{th}$  and  $11^{th}$  switches and closed the  $1^{st}$ ,  $2^{nd}$ ,  $3^{rd}$ ,  $9^{th}$  and  $10^{th}$  switches. Then, we give the Control Unit a new clock, so that the decode state is completed and thus the new input is taken to IR.




Figure-26:

Current State: Execute - Completed State: Decode - PC:8 - Flags: 0000 - ACC:15




Figure-27:

Current State: Fetch - Completed State: Execute - PC:8 - Flags: 0010 - ACC:-128




Figure-28:

Current State: Decode - Completed State: Fetch - PC:9 - Flags: 0010 - ACC: -128

7-Segment: -128