MARMARA UNIVERSITY – FACULTY OF ENGINEERING

LABORATORY ASSIGNMENT #3 REPORT



Student Name, Surname: Hasan Şenyurt – Yusuf Akbulut

Student ID: 150120531 - 150118023

Department: Computer Engineering

TABLE OF CONTENTS

COMPONENTS

- Ram and Tests
- Rom and Tests
- Clock Divider
- Mux and Demux
- Updated Components (Control Unit and Tests, Instruction Register, Counter)

• MAIN CODE

RAM

Ram is a memory unit. We are able to write some data, read some data and also change some data in the ram. The difference between ram and rom comes from that the data is changeable in a ram but not a rom. We designed a ram, tested in the FPGA and finally integrated to our cpu. Our ram is 8-bit.

```
Emodule ram (
              input clk,
              input rst.
              input readWrite,
             input cs,
input [2:0] addr,
              input [7:0] dataIn,
             output reg [7:0] dataOut
10
             wire [7:0] tempWrite;
decoder decoderRst(addr, tempRst);
12
13
             decoder decoderWrite(addr, tempWrite);
       wire [7:0] tempRegOut1, tempRegOut2, tempRegOut3, tempRegOut4, tempRegOut5, tempRegOut6, tempRegOut7, tempRegOut
   eightBitRegister addr1(clk, ~tempRst[0] | rst, tempWrite[0] & readWrite, dataIn, tempRegOut1);
   eightBitRegister addr2(clk, ~tempRst[1] | rst, tempWrite[1] & readWrite, dataIn, tempRegOut2);
14
15
             eightBitRegister addr3(clk, ~tempRst[2] | rst, tempWrite[2] & readWrite, dataIn, tempRegOut3);
18
             eightBitRegister addr4(clk, ~tempRst[3] | rst, tempWrite[3] & readWrite, dataIn, tempRegOut4);
19
20
             eightBitRegister addr5(clk, ~tempRst[4] | rst, tempWrite[4] & readWrite, dataIn, tempRegOut5);
             eightBitRegister addr6(clk, ~tempRst[5] | rst, tempWrite[5] & readWrite, dataIn, tempRegOut6);
             eightBitRegister addr7(clk, ~tempRst[6] | rst, tempWrite[6] & readWrite, dataIn, tempRegOut7); eightBitRegister addr8(clk, ~tempRst[7] | rst, tempWrite[7] & readWrite, dataIn, tempRegOut8);
22
23
              always @(*)
25
             begin
26
                  if (!cs) dataOut <= 8'b000000000;
27
                   else begin
28
                        case (addr)
29
                              3'b000: dataOut = tempRegOutl;
                             3'b001: dataOut = tempRegOut2;
3'b010: dataOut = tempRegOut3;
30
31
                              3'b011: dataOut = tempRegOut4;
33
                              3'bl00: dataOut = tempRegOut5;
34
                             3'bl01: dataOut = tempRegOut6;
3'bl10: dataOut = tempRegOut7;
36
37
                              3'bll1: dataOut = tempRegOut8;
                        endcase
39
                   end
40
             end
       endmodule
```

Figure-1: Verilog code for the ram (1)

```
⊟module decoder(
 43
                input [2:0] addr,
 45
                output reg [7:0] out
 46
                always @(*)
       48
                begin
                      case (addr)
                           ## (addr)

3'b000: out = 8'b00000001;

3'b001: out = 8'b00000010;

3'b010: out = 8'b0000100;

3'b101: out = 8'b0001000;

3'b101: out = 8'b0010000;

3'b101: out = 8'b0100000;

3'b110: out = 8'b01000000;

3'b111: out = 8'b10000000;
50
51
 53
 54
 55
 56
 58
                      endcase
                end
 59
 60
 61
       ⊟module eightBitRegister(
 62
                input clk,
 64
65
                input rst,
                input readWrite,
                input [7:0] dataIn,
 67
                output [7:0] dataOut
 68
 69
70
               binaryCell cells [7:0] (clk, rst, readWrite, dataIn, dataOut);
         endmodule
 72
73
74
75
76
       module binaryCell(
               input clk,
                input rst,
                input readWrite,
input data,
 77
78
79
                output out
                reg tempDFF;
               d_Flipflop d_ffl(clk, rst, tempDFF, out);
always @(*)
begin
 81
 82
                      case (readWrite)
    1'b0: tempDFF = out;
    1'b1: tempDFF = data;
 83
84
86
                          endcase
87
                  end
88
           endmodule
```

Figure-2: Verilog code for the ram (2)

TESTS FOR RAM:




Figure-1:

- Initially, we opened cs, reset and write inputs.
- Then, 000 ram address was set.
- Then, all data inputs between 5-12 switches was set to 0.




Figure-2:

- We opened the switch 5 that is connected first bit of data input and connected led is turned on.




Figure-3:

- We closed the write signal becase we will change the ram address and previous open switches should not affect the new ram address.
- We chaged the ram address as 001, then all data bits again zero.



Figure-4:

- We opened write signal because we need this signal to write some data to a ram address.
- Then we closed the switch 5 (it was open)
- We opened switch 7, 9 and 12 and the corresponding leds were turned on.




Figure-5:

- We closed the write signal and changed the ram address to 000 again, then only switch 5's output led was turned on as we expected.



Figure-6:

- Still write signal is closed. We changed the ram address to 010 with opening the switch 2.
- Then, we will open the write signal.
- We closed the switch 7 and 9, opened the switch 6.
- Finally only switch 6 (that is connected to 6th bit of data)'s output led is turned on and switch 12's output led is. (Switch 12 was open from previous address)




Figure-7:

- We closed the write signal then changed the ram address as 000.
- Again, only switch 5's output led is on as we expected.



Figure-8:

- We changed the ram address as 001 then switch 7, 9 and 12s' output leds were turned on as we expected.



Figure-9:

- We activated the reset signal then all leds are off as we expected.



Figure-10:

- We deactivated the reset signal again but all leds for the current ram address are still off as we expected.



Figure-11:

- We changed the ram address as 010, correct leds continue to light.



Figure-12:

- We closed the cs input connected to switch 4 then current ram address's data will not be selected.



Figure-13:

- We opened it, leds continued to light as we expected. This characteristics of cs is different from reset signal.

ROM

Rom is used to store instruction codes for our CPU. Instructions are 13-bit (1 bit is for literal/address selection, 4 bits are for operation code, 8 bits are for data/address) and 8 instruction is stored inside rom for now. Every instruction is stored at registers and every instruction has addresses. 3 bits are used for addresses because 8 instructions are stored in ROM.

```
module rom(
    input [2:0] addr,
    output reg [12:0] data
);
    always @(*)
    begin
         case (addr)
               b000: data = 13'b0000000000000;
             3'b001: data = 13'b0010000001111;
                                                    //mova 15
             3'b010: data = 13'b1100100000000;
                                                    //store 0x00acc=15
             3'b011: data = 13'b0010000110010;
                                                    //mova 50
             3'b100: data = 13'b1000000000000;
3'b101: data = 13'b10100000000000;
                                                   //addr 0x00 acc=65
                                                   //movr 0x00 acc=15
             3'b110: data = 13'b0000000000000;
             3'b111: data = 13'b0000000000000;
         endcase
    end
endmodule
```

Figure-1: Verilog Code for ROM

3 leds are connected as output for ROM, 3 switches are connected as inputs for ROM.

```
module rom(
    input [2:0] addr,
    output reg [12:0] data
);
    always @(*)
    begin
        case (addr)
        3'b000: data = 13'b0000000000000;
        3'b010: data = 13'b000000000001;
        3'b010: data = 13'b00000000001;
        3'b011: data = 13'b000000000011;
        3'b100: data = 13'b000000000010;
        3'b101: data = 13'b00000000011;
        3'b110: data = 13'b00000000011;
        3'b111: data = 13'b000000000011;
        endcase
end
endmodule
```

Figure-2: Tested Verilog Code for ROM




Figure-3: First Test Case for ROM

First test (Figure-3) is done with these values:

Switches (3,2,1): 101

Leds (3,2,1): 101

We can see the correct result when we give 101 as address, led lights gave the result as 101 because in address 101, we have 101 data.




Figure-4: Second Test Case for ROM

Second test (Figure-4) is done with these values:

Switches (3,2,1): 110

Leds (3,2,1): 110

We can see the correct result when we give 110 as address, led lights gave the result as 110 because in address 110, we have 110 data.




Figure-5: Third Test Case for ROM

Third test (Figure-5) is done with these values:

Switches (3,2,1): 111

Leds (3,2,1): 111

We can see the correct result when we give 111 as address, led lights gave the result as 111 because in address 111, we have 111 data.

CLOCK DIVIDER

We use a clock divider in order to decrease the input clock frequency. It takes an input that is clock source which is 50MHz in our FPGA. Clock divider divides that frequency to 250 millions to get requested output clock frequency. It uses a register counter that is initially zero for this purpose. When the process is completed, we obtain 0.1Hz (one clock cyle per 10 seconds) as output frequency. Finally, we integrated the clock divider to our CPU.

```
圖 44 44 7 年年 0 6 10 0 10 10 1 2 2 2 2 2 2 4 1 = □ □ □
     module clock divider (
        input clk in,
 3
         output reg clk_out
         reg [27:0] counter = 28'd0;
 5
 6
         always @(posedge clk_in)
             if (counter >= 28'd250000000) begin
 8
    counter <= 28'd0:
 9
 10
                 clk out <= ~clk out;
 11
             else counter <= counter + 1;
12
13
 14 endmodule
```

Figure-1: Verilog code for Clock Divider

MUX AND DEMUX

Mux

Two to one multiplexer is used to choose ALU input a. Selection is between the data which comes from RAM (R-Type) and the data which comes directly from instruction register (Literal).

```
//RAM
wire [7:0] input_b;
wire [7:0] ram_data_out;
ram(clk,1'b1,r_w,cs,address_data[2:0],input_b,ram_data_out);

//MUX LITERAL/RAM DATA TO ALU
wire [7:0] input_a;
two_to_one_multiplexer(lr_opcode_data[12],literal_data[6],ram_data_out[7],input_a[7]);
two_to_one_multiplexer(lr_opcode_data[12],literal_data[6],ram_data_out[6],input_a[6]);
two_to_one_multiplexer(lr_opcode_data[12],literal_data[5],ram_data_out[5],input_a[5]);
two_to_one_multiplexer(lr_opcode_data[12],literal_data[4],ram_data_out[4],input_a[4]);
two_to_one_multiplexer(lr_opcode_data[12],literal_data[3],ram_data_out[2],input_a[3]);
two_to_one_multiplexer(lr_opcode_data[12],literal_data[2],ram_data_out[1],input_a[2]);
two_to_one_multiplexer(lr_opcode_data[12],literal_data[1],ram_data_out[0],input_a[0]);
two_to_one_multiplexer(lr_opcode_data[12],literal_data[0],ram_data_out[0],input_a[0]);
```

Figure-1: Multiplexers

Lr_opcode_data[12]: L/R bit.

Literal_data: Data which comes directly from instruction register.

Ram_data_out: Data which comes from RAM.

Input_a: Data which will go to ALU input pins.

Demux

One to two demultiplexer is used to decide where data which comes from instruction register goes. The data can go to directly to multiplexer above or RAM to choose address.

```
//INSTRUCTION REGISTER
wire [12:0] lr_opcode_data;
twelve_bit_instruction_register(rom_data_out,d,1'b1,clk,lr_opcode_data);

//DEMUX LITERAL/ADDRESS
wire [7:0] literal_data;
wire [7:0] address_data;
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[6],literal_data[7],address_data[7]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[6],literal_data[6],address_data[6]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[5],literal_data[5],address_data[5]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[4],literal_data[4],address_data[4]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[3],literal_data[3],address_data[3]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[2],literal_data[2],address_data[2]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[1],literal_data[1],address_data[1]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[0],literal_data[0],address_data[0]);
```

Figure-1: Demultiplexers

Lr_opcode_data[12]: L/R bit.

Lr_opcode_data [7:0]: The data which comes from instruction register (address/literal).

Literal_data: Data which will go to multiplexer.

Address_data: Data which will go to RAM as an address.

UPDATED COMPONENTS

Control Unit

Control unit is changed according to R-Type instructions. We have 2 new states which are 'LOAD' and 'STORE'. When instruction code is R-Type and opcode is 1001, control unit will go to STORE state from DECODE state. When instruction code is R-Type and opcode is not 1001, control unit will go to LOAD state from DECODE state and after that, it will go to EXECUTE state. In LOAD state R/W signal will be 0 (read signal) and ChipSelect signal will be 1. In STORE state R/W signal will be 1 (write signal) and ChipSelect signal will be 1.

LOAD state's state code is 011, STORE state's code is 101. The connection between states can be seen in Verilog code (Figure-1) below.

```
default: controlUnit <= 3'b000;</pre>
                   endcase
         end
         always @(*)
                  in
    case (controlUnit)
3'b001: begin //F
    f <= 1'b1;
    d <= 1'b0;
    e <= 1'b0;
    cs <= 1'b0;
    r_w <= 1'b0;
                   end
3'b010: begin //D
f <= 1'b0;
d <= 1'b1;
e <= 1'b0;
cs <= 1'b0;
r_w <= 1'b0;
                  r_w <= 1'bu;
end
3'b100: begin //E
f <= 1'b0;
d <= 1'b0;
e <= 1'b1;
cs <= 1'b0;
                             r_w \ll 1'b0;
                   end
3'b011: begin //L
f <= 1'b0;
d <= 1'b0;
e <= 1'b0;
cs <= 1'b1;
r_w <= 1'b0;
                    3'b101: begin //S
                              f <= 1'b0;
d <= 1'b0;
                              e <= 1'b0;
cs <= 1'b1;
r_w <= 1'b1;
                             f <= 1'b0;
d <= 1'b0;
                              e <= 1'b0;
                             cs <= 1'b0;
r_w <= 1'b0;
                    end
          endcase
         end
endmodule
```

Figure-1: Verilog Code for Control Unit

Test for Control Unit in simulation:

First case (Figure-2): Literal instruction selection (L/R signal = 0)

Second case (Figure-3): R-Type Load instruction (L/R signal = 1 and opcode != 1001)

Third case (Figure-4): R-Type Store instruction (L/R signal = 1 and opcode = 1001)




Figure-2: Literal Instruction

In literal instruction case (Figure-2), cs and r_w signals are both set to zero. Program is working according to the former form.




Figure-3: R-Type Load Instruction

In R-Type Load instruction case (Figure-3), cs signal is set to 1 to choose RAM and readWrite signal is set to 0 (read signal).




Figure-4: R-Type Store Instruction

In R-Type Store instruction case (Figure-4), cs signal is set to 1 to choose RAM and readWrite signal is set to 1 (write signal).

Instruction Register

Instruction register was 12-bit, but it has to be 13-bit now because literal/address selection bit is added to instructions. First bit of 13-bit instruction will be literal/address selection bit from now on.

Counter

Counter will count to eight at this point because 8 instructions are stored in ROM in new circuit.

MAIN CODE

```
module cpu_2(
             input clk,
output c,
              output z,
             output n,
             output ov,
              output f,
             output d,
            output e,
output [2:0]
output [6:0]
output [6:0]
                                                      pc_address,
                                                      seg0,
                                                      seal.
              output
                                                      seg2,
             output [6:0] seg3
);
          //CLOCK DIVIDER
wire clk_out;
clock_divider(clk,clk_out);
          control_unit(clk_out,lr_opcode_data[12],lr_opcode_data[11:8],f,d,e,cs,r_w);
          eight_bit_counter(clk_out,f,1'b1,pc_address);
          wire [12:0] rom_data_out;
rom(pc_address,rom_data_out);
            //INSTRUCTION REGISTER
          wire [12:0] lr_opcode_data;
twelve_bit_instruction_register(rom_data_out,d,1'b1,clk_out,lr_opcode_data);
           //DEMUX LITERAL/ADDRESS
         //DEMUX LITERAL/ADDRESS
wire [7:0] literal_data;
wire [7:0] address_data;
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[6],literal_data[7],address_data[7]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[6],literal_data[6],address_data[6]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[5],literal_data[5],address_data[5]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[4],literal_data[4],address_data[4]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[3],literal_data[3],address_data[3]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[2],literal_data[2],address_data[2]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[1],literal_data[1],address_data[1]);
one_to_two_demux(lr_opcode_data[12],lr_opcode_data[0],literal_data[0],address_data[0]);
           //RAM
          //scm
(7:0] input_b;
wire [7:0] ram_data_out;
ram(clk_out,1'b1,r_w,cs,address_data[2:0],input_b,ram_data_out);
            //MUX LITERAL/RAM DATA TO ALU
          //MUX LITERAL/RAM DATA TO ALU wire [7:0] input_a; two_to_one_multiplexer(lr_opcode_data[12],literal_data[7],ram_data_out[7],input_a[7]); two_to_one_multiplexer(lr_opcode_data[12],literal_data[6],ram_data_out[6],input_a[6]); two_to_one_multiplexer(lr_opcode_data[12],literal_data[5],ram_data_out[5],input_a[5]); two_to_one_multiplexer(lr_opcode_data[12],literal_data[4],ram_data_out[4],input_a[4]); two_to_one_multiplexer(lr_opcode_data[12],literal_data[3],ram_data_out[3],input_a[3]); two_to_one_multiplexer(lr_opcode_data[12],literal_data[2],ram_data_out[2],input_a[2]); two_to_one_multiplexer(lr_opcode_data[12],literal_data[1],ram_data_out[1],input_a[1]); two_to_one_multiplexer(lr_opcode_data[12],literal_data[0],ram_data_out[0],input_a[0]);
```

```
//ALU
wire [7:0] result;
wire cw,zw,nw,ovw;
eight_bit_alu(lr_opcode_data[11:8],input_a,input_b,result,cw,zw,nw,ovw);

//FLAG REGISTER
flag_register({cw,zw,nw,ovw},e,1'b1,clk_out,{c,z,n,ov});

//ACCUMULATOR
eight_bit_accumulator(result,e,1'b1,clk_out,input_b);

//SEVEN SEGMENT
seven_segment(clk_out,input_b,seg0,seg1,seg2,seg3);
endmodule
```

Figure-1: Main Code of CPU

First of all, every component which needs clock has new clock comes from clock divider. Control unit has output signals that are chip select (cs) and read write (r_w). These signals goes to RAM to choose operation between read and write for RAM. Rom takes pc_address as input from PC counter and gives rom_data_out as output to instruction register.

Instruction register has 13-bit instruction codes which are L/R selection bit, operation code and data/address. lr_opcode_data wire is used for these 13-bit instruction as output of instruction register.

After these operations, one to two demultiplexer decides where data which comes from instruction register goes. The data can go to directly to multiplexer or RAM to choose address. RAM has input_b which comes from b input of ALU (result of accumulator also). This input will be stored if the instruction code includes STORE operation code. RAM gives ram_data_out as output when operation is read (LOAD).

Two to one multiplexer will select the data for input a of ALU. Two inputs of multiplexer come from RAM and LITERAL side of demultiplexer. After that ALU will do its operations, flag registers, accumulator and seven segment will be updated according to results.

Unfortunately, RAM operations of our CPU are not working. Everything beside R-Type operations is working correctly. L-Type instructions, Control Unit (states are working), Clock Divider and ROM are correct.

