


Knowing what instructions must be executed, and in which order (addi...)



fetch of next instruct.

clock 1: IDMEM=1, RDMEM=1, fetching=1, WRMEM=0, others

clock 2: W/R=1, others

repeat while Mem Busy=1

PROCEDURE

fetch - clock 1


fetch - clock 2

we know the instruction is addi t0, zero, 1 \equiv addi (dst) (rs1) (I-imm) 5, 0, 1

we know the instruction is $\text{addi } t0, \text{zero}, 1 \equiv \text{addi } \text{dst}, \text{rs1}, (\text{I-imm})$
 $\text{addi } \text{t0}, \text{zero}, 1$

clock 1: $\text{sel1ALU} = 0, \text{sel2ALU} = 01_2, \text{selopALU} = 0000_2, \text{selRD} = 0, \text{wrRD} = 1, (\text{others} = 0)$
 $\text{IPC} = 1$ addi clock 1

VHDL code looks like...



```

add (---);
fetch (---);
add (---);
fetch (---);
beg (---);

```

→ beg (---);

addi procedure:

```

fetch_clock1(---);
fetch_clock2(---);
imm_type1("0000", ---);

```

control signals

andi procedure:

```

fetch_clock1(---);
fetch_clock2(---);
imm_type1("0101", ---);

```