



I when transfer ongoing  
 III  
 Equivalent to PSEL in standard timing diagrams

Testbench control  
 - Value for PWDATA in next transfer  
 - Number of wait states (NW)



Testbench control  
 - Kind of transfer (RD or WR)  
 - Size  
 - Signedness  
 - Value for PARITE

PREADY = '0'  
 wait until rising-edge(clock) and PSEL = 1;  
 for i in 0 to NW-1 loop  
 wait until rising-edge(clock);  
 and loop  
 PREADY = '1'

Several processes in parallel to verify

```

wait until rising-edge(clock) and PSEL = '1';
for i in 0 to NW-1 loop
  assert PREADY = '0'
end loop
assert PREADY = '1'

-- IF READ
wait --
for i in --
  assert PARITE = '0'

-- IF WRITE
--
assert PARITE = '1'
  
```