
Lab 09: Flip-flops and counters

 Design an edge—triggered D flip-flop with Quartus II library and VHDL

D	CK	Q	$\overline{\mathcal{Q}}$
0	\uparrow	0	1
1	\uparrow	1	0
X	0	Q_0	\overline{Q}_0
X	1	Q_0	$rac{Q_0}{Q_0}$



Graphical symbol

D flip-flop

- Process module
- Attribute: Clock'EVENT
- Postive edge: Clock'EVENT AND Clock = '1'

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Clock : IN STD LOGIC ;
                    : OUT STD LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
    PROCESS (Clock)
    BEGIN
       IF Clock'EVENT AND Clock = '1' THEN
            Q \leq D;
       END IF;
    END PROCESS;
END Behavior;
```

Figure 7.37. D flip-flop.

D flip-flop: WAIT-UNTIL

- Process module with no sensitivity list
- WAIT-UNITL

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Clock : IN STD LOGIC ;
                    :OUT STD LOGIC);
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        Q \leq D;
    END PROCESS;
END Behavior;
```

Figure 7.38. D flip-flop using WAIT-UNTIL statement.

Design C

- Modulo-10 counter with CLEAR, CLK, and En
- Synchronous counter with asynchronous CLEAR
- Sample VHDL code: next page

Modulo-10 upcounter

- Asynchronous reset
- "Enable" input

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity counter10 is
port(Clk: in std_logic; Clear: in std_logic; Enable : in std_logic;
   Q: out std logic vector(3 downto 0));
end counter10;
architecture RTL of counter10 is
    signal Count: std logic vector(3 downto 0);
begin
counter10: process(Clk,Clear)
begin
 if (Clear = '0')then
   Count <= (others => '0');
 elsif(Clk'event and Clk = '1')then
    if(Enable = '1')then
    if (Count = "1001")then
      Count <= (others => '0');
     else
      Count <= Count + 1;
     end if;
   end if;
 end if;
end process counter10;
Q <= Count;
end RTL;
```