

Lab 10
Finite State Machine

ECE 380-002
University of Alabama

Yichen Huang
Thomas Dillman

2019/11/18



Introduction

In this lab, we mainly focus on the designing of two type of finite state machine (FSM) which are Moore-type and Mealy-type. These two machines will detect the input, when the inputs contain sequence of 100, the output will be 1 else the output will be 0.

Procedure


A. Prelab

In the prelab, we draw the bubble diagram of two machine. In the picture, diagram A is Moore-type finite state machine and diagram B is Mealy-type finite state machine.




a. Design A

In the design A, we redesign the VHDL code and make some change to let the machine can detected the sequence.



b. Design B

In the design B, we just design the same finite state machine but in the Mealy type.



B. During the lab

a. Design A

During the lab, we assign the pins of the design to the DE1 board.

Then we upload the design to the lab and finally we do the test manually.

Pin Planner - C:/altera/16.0/Dillman/lab10a/designA - designA

File Edit View Processing Tools Window Help

Search altera.com

Report

Report not available

Groups Report

Tasks

- Early Pin Planning
 - Early Pin Planning...
 - Run I/O Assignment Analysis

Pin Legend

Symbol	Pin Type
○	User I/O
●	User assigned I/O
●	Fitter assigned I/O


Top View - Wire Bond
Cyclone V - 5CSEMA5F31C8

Named: * Edit: Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
in Clock	Input	PIN_AA14	3B	B3B_N0	PIN_AA14	2.5 V
in Reseth	Input	PIN_AA15	3B	B3B_N0	PIN_AA15	2.5 V
in w	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
out z	Output	PIN_W16	4A	B4A_N0	PIN_W16	2.5 V
<<new node>>						

All Pins

100% 00:00:53



b. Design B

In the design B, we repeat the same procedure in the design A.

Pin Planner - C:/altera/16.0/Dillman/lab10b/designB - designB

File Edit View Processing Tools Window Help

Search altera.com

Report

Report not available

Groups Report

Tasks

Early Pin Planning

Early Pin Planning...

Run I/O Assignment Analysis

Pin Legend

Symbol Pin Type


User I/O

User assigned I/O

Fitter assigned I/O

Top View - Wire Bond

Cyclone V - 5CSEMA5F31C6



Named: * Edit: Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
in Clock	Input	PIN_AA14	3B	B3B_N0	PIN_AA14	2.5 V
in Resetn	Input	PIN_AA15	3B	B3B_N0	PIN_AA15	2.5 V
in w	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
out z	Output	PIN_V16	4A	B4A_N0	PIN_V16	2.5 V
<<new node>>						

Programmer - C:/altera/16.0/Dillman/lab10b/designB - designB - [Chain1.cdf]*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-SoC [USB-1] Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available

Start

Stop

Auto Detect

Delete

Add File...

Change File...

Save File

Add Device...

Up

Down

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/designB.sof	5CSEMA5F31	00AF578C	00AF578C	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

TDI

SOCVHPS

5CSEMA5F31


TDO


Result

In the result of the board is same as we test in the prelab.

Conclusion

You need to complete VHDL codes and functional simulations in Quartus, before your lab sessions.

<u>Pre-Lab (30 pts)</u>	Score	TA initial
30 pts Designs	A	

B - 

<u>Report (70 pts)</u>	
10 pts Introduction	
10 pts Procedures	
20 pts Results	
30 pts Conclusions	
<u>Lab Grade (100 pts)</u>	

