

Lab 06
Adder Design Tradeoffs

ECE 380-002
University of Alabama

Yichen Huang
Thomas Dillman

2019/10/7

Introduction

In this lab, we use the Quartus prime software package to design and simulate one 4-bit subtractor and one 4-bit adder. The requirements for the lab consist of completing Quartus Prime designs, downloading designs to the Altera DE 1 board, printing circuit diagrams, VHDL files, simulating results, and the laboratory report.

Procedure

A. Prelab


a. Design A

In the design A, we created a 4-bit subtractor using structure VHDL. The circuit has two 4-bit data input A and B, a 4-bit output S, a carry-out bit and an overflow flag. We create the circuit by using two VHDL files, fulladd.vhd and sub4b.vhd.

After coding, we compile the project and run the simulation by test vectors.

```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all ;
3  ENTITY sub4 IS
4  PORT (
5    X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
6    S : OUT STD_LOGIC_VECTOR(3 DOWNTO 0) ;
7    Cout, Over : INOUT STD_LOGIC ) ;
8  END sub4 ;
9  ARCHITECTURE Structure OF sub4 IS
10   SIGNAL C : STD_LOGIC_VECTOR(1 TO 3) ;
11   SIGNAL Cin : STD_LOGIC;
12   COMPONENT fulladd
13   PORT ( Cin, X, Y : IN STD_LOGIC ;
14         S, Cout : OUT STD_LOGIC ) ;
15   END COMPONENT;
16   BEGIN
17     Cin <= '1';
18     stage0: fulladd PORT MAP ( Cin, X(0), NOT Y(0), S(0), C(1) ) ;
19     stage1: fulladd PORT MAP ( C(1), X(1), NOT Y(1), S(1), C(2) ) ;
20     stage2: fulladd PORT MAP ( C(2), X(2), NOT Y(2), S(2), C(3) ) ;
21     stage3: fulladd PORT MAP ( C(3), X(3), NOT Y(3), S(3), Cout ) ;
22     Over <= C(3) XOR Cout;
23   END Structure ;
24
```


```
1 LIBRARY IEEE ;
2 USE IEEE.std_logic_1164.all ;
3 ENTITY fulladd IS
4 PORT ( cin, x, y : IN STD_LOGIC ;
5       s, Cout : OUT STD_LOGIC ) ;
6 END fulladd ;
7 ARCHITECTURE LogicFunc OF fulladd IS
8 BEGIN
9   s <= x XOR y XOR cin ;
10  Cout <= (x AND y) OR (cin AND x) OR (cin AND y) ;
11 END LogicFunc ;
```



b. Design B

In the design B, we design a 4-bit adder by carry look ahead adders. We implemented the design by dataflow VHDL method to the file. This 4-bit adder have two 4-bit inputs, a 4-bit data outputs, and a bit for carryout. After implementation and compiling process, we run the stimulation, the result is same as we aspect.

```
1  LIBRARY ieee;
2
3  USE ieee.std_logic_1164.all;
4
5  ENTITY adder4c IS
6
7
8  PORT ( a, b: IN STD_LOGIC_VECTOR (3 DOWNTO 0);
9
10 s: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
11 cout: OUT STD_LOGIC);
12
13 END adder4c;
14
15 ARCHITECTURE LogicFunc OF adder4c IS
16
17 SIGNAL c: STD_LOGIC_VECTOR (4 DOWNTO 0);
18 SIGNAL p: STD_LOGIC_VECTOR (3 DOWNTO 0);
19 SIGNAL g: STD_LOGIC_VECTOR (3 DOWNTO 0);
20
21 SIGNAL cin: STD_LOGIC;
22
23
24 BEGIN
25
26 cin <= '0';
27
28 G1: FOR i IN 0 TO 3 GENERATE
29
30 p(i) <= a(i) XOR b(i);
31 g(i) <= a(i) AND b(i);
32 s(i) <= p(i) XOR c(i);
33
34 END GENERATE;
35
36 c(0) <= cin;
37
38 c(1) <= (cin AND p(0)) OR g(0);
39 c(2) <= (cin AND p(0) AND p(1)) OR (g(0) AND p(1)) OR g(1);
40 c(3) <= (cin AND p(0) AND p(1) AND p(2)) OR (g(0) AND p(1) AND p(2)) OR (g(1) AND p(2)) OR g(2);
41 c(4) <= (cin AND p(0) AND p(1) AND p(2) AND p(3)) OR (g(0) AND p(1) AND p(2) AND p(3)) OR (g(1) AND p(2) AND p(3)) OR (g(2) AND p(3)) OR g(3);
42
43 cout <= c(4);
44
45 END LogicFunc;
```



c. Design C

In the design C, we use structure VHDL code to display seven segment LED to display 2 input and 1 output.


```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all ;
3  ENTITY Tab6c IS
4  PORT (
5    X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
6    S : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0) ;
7    Cout, Over: INOUT STD_LOGIC ;
8    ledx, ledy, leds : OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
9  END Tab6c;
10 ARCHITECTURE Structure OF Tab6c IS
11   SIGNAL C : STD_LOGIC_VECTOR(1 TO 3) ;
12   SIGNAL CIn : STD_LOGIC;
13   COMPONENT Fulladd
14   PORT ( CIn, X, Y: IN STD_LOGIC ;
15         S, Cout: OUT STD_LOGIC ) ;
16   END COMPONENT;
17   COMPONENT DesignC
18   PORT ( h: IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
19         leds: OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
20   END COMPONENT;
21   BEGIN
22     CIn <= '1';
23     stage0: Fulladd PORT MAP ( CIn, X(0), Not Y(0), S(0), C(1) ) ;
24     stage1: Fulladd PORT MAP ( C(1), X(1), Not Y(1), S(1), C(2) ) ;
25     stage2: Fulladd PORT MAP ( C(2), X(2), Not Y(2), S(2), C(3) ) ;
26     stage3: Fulladd PORT MAP ( C(3), X(3), Not Y(3), S(3), Cout ) ;
27     Over <= C(3) XOR Cout;
28     stage4: DesignC PORT MAP (X, ledx);
29     stage5: DesignC PORT MAP (Y, ledy);
30     stage6: DesignC PORT MAP (S, leds);
31   END Structure ;
32
```

```
1  LIBRARY IEEE;
2  USE IEEE.Std_Logic_1164.All ;
3  ENTITY DesignC IS
4  PORT ( h: IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
5        leds: OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
6  END DesignC ;
7  ARCHITECTURE Behavior OF DesignC IS
8  BEGIN
9  PROCESS (h)
10   BEGIN
11     CASE h IS --abcdefg
12     WHEN "0000" => leds<= "0000001" ;--0
13     WHEN "0001" => leds<= "1001111" ;--1
14     WHEN "0010" => leds<= "0010010" ;--2
15     WHEN "0011" => leds<= "0000110" ;--3
16     WHEN "0100" => leds<= "1001100" ;--4
17     WHEN "0101" => leds<= "0100100" ;--5
18     WHEN "0110" => leds<= "0100000" ;--6
19     WHEN "0111" => leds<= "0001111" ;--7
20     WHEN "1000" => leds<= "0000000" ;--8
21     WHEN "1001" => leds<= "0000100" ;--9
22     WHEN "1010" => leds<= "0001000" ;--A
23     WHEN "1011" => leds<= "1100000" ;--B
24     WHEN "1100" => leds<= "0110001" ;--C
25     WHEN "1101" => leds<= "1000010" ;--D
26     WHEN "1110" => leds<= "0110000" ;--E
27     WHEN "1111" => leds<= "0111000" ;--F
28     WHEN OTHERS => NULL ;
29   END CASE ;
30   END PROCESS ;
31   END Behavior ;
32
```

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3  ENTITY Fulladd IS
4  PORT ( Cin, X, Y : IN STD_LOGIC ;
5        S, Cout : OUT STD_LOGIC );
6  END Fulladd ;
7  ARCHITECTURE LogicFunc OF Fulladd IS
8  BEGIN
9    S <= X XOR Y XOR Cin ;
10   Cout <= (X AND Y) OR (Cin AND X) OR (Cin AND Y) ;
11 END LogicFunc ;

```




d. Testing vectors

For the testing part, this lab is focusing on 4-bits adder circuit and 4-bits subtractor. In general, we have three outputs: a 4-bits output for addition or subtraction, a carry-out bit and a bit indicate overflow. For the test case, I will choose the case which will lead a correct 4-bits output with a carryout bit and without carryout bit(Like $B - 2$ and $B - E$) and other case which will lead overflow with carryout bit and without carryout bit (Like $7 - E$ and $C - 5$)

B. During the lab


a. Design A

In lab for design A, we set the switches on the board and compiled again. After success, we set the DE1 board and do the test again, the result is same as simulated result.



The screenshot shows the Pin Planner interface for a Cyclone V device. The top view wire bond diagram is displayed, showing the physical layout of the pins. Below the diagram, a table lists the pin assignments for the design.

Node Name	Direction	Location	IO Bank	VREF Group	Filter Location	IO Standard
ICout	Bidir	PIN_Y21	5A	B5A_N0	PIN_Y21	2.5 V
Over	Bidir	PIN_W21	5A	B5A_N0	PIN_W21	2.5 V
S[3]	Output	PIN_V18	4A	B4A_N0	PIN_V18	2.5 V
S[2]	Output	PIN_V17	4A	B4A_N0	PIN_V17	2.5 V
S[1]	Output	PIN_W16	4A	B4A_N0	PIN_W16	2.5 V
S[0]	Output	PIN_V16	4A	B4A_N0	PIN_V16	2.5 V
X[3]	Input	PIN_AE12	3A	B3A_N0	PIN_AE12	2.5 V
X[2]	Input	PIN_AD10	3A	B3A_N0	PIN_AD10	2.5 V
X[1]	Input	PIN_AC9	3A	B3A_N0	PIN_AC9	2.5 V



b. Design B

In the design B, we repeat the same process in design A. The result is also same as we expected and simulated result.

Pin Planner - C:/altera/16.0/Dillman/Lab6b/designB/adder4c - adder4c

File Edit View Processing Tools Window Help

Search altera.com

Report

Report not available

Groups Report

Tasks

- Early Pin Planning
 - Early Pin Planning...
 - Run I/O Assignment Analysis

Pin Legend

Symbol	Pin Type
○	User I/O
●	User assigned I/O
●	Fitter assigned I/O

Top View - Wire Bond
Cyclone V - 5CSEMA5F31C6

Named: * Edit: Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
a[3]	Input	PIN_AE12	3A	B3A_N0	PIN_AE12	2.5 V
a[2]	Input	PIN_AD10	3A	B3A_N0	PIN_AD10	2.5 V
a[1]	Input	PIN_AC9	3A	B3A_N0	PIN_AC9	2.5 V
a[0]	Input	PIN_AE11	3A	B3A_N0	PIN_AE11	2.5 V
b[3]	Input	PIN_AD12	3A	B3A_N0	PIN_AD12	2.5 V
b[2]	Input	PIN_AD11	3A	B3A_N0	PIN_AD11	2.5 V
b[1]	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V

Programmer - C:/altera/16.0/Dillman/Lab6b/designB/adder4c - adder4c - [Chain1.cdf]*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-Soc [USB-1] Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available


File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/adder4c.sof	5CSEMA5F31	00AF7764	00AF7764	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

Diagram showing the connection between the SOCVHPS (Altera) and the 5CSEMA5F31 (Altera) device. The TDI (Test Data In) signal is connected to the SOCVHPS, and the TDO (Test Data Out) signal is connected to the 5CSEMA5F31.

c. Design C

For the design C, we also repeat the same process in design B. After setting, we run the test on the board. The LED display the number of inputs and output. The number is also correct our simulation.



Pin Planner - C:/altera/16.0/Dillman/Lab6c2/lab6c - lab6c

File Edit View Processing Tools Window Help

Search altera.com

Groups

Named: *

Node Name	Direction
ledS[0..6]	Output Group
ledX[0..6]	Output Group

Tasks

Early Pin Planning

Early Pin Planning...


Run I/O Assignment Analysis

Top View - Ultra 10K

Cyclone V - SC5010A5F31C08

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard
io [Cout]	Bidir	PIN_W21	5A	B5A_N0	PIN_W21	2.5 V
ledS[0]	Output	PIN_AB23	5A	B5A_N0	PIN_AB23	2.5 V
ledS[1]	Output	PIN_AE29	5B	B5B_N0	PIN_AE29	2.5 V
ledS[2]	Output	PIN_AD29	5B	B5B_N0	PIN_AD29	2.5 V
ledS[3]	Output	PIN_AC28	5B	B5B_N0	PIN_AC28	2.5 V
ledS[4]	Output	PIN_AD30	5B	B5B_N0	PIN_AD30	2.5 V
ledS[5]	Output	PIN_AC29	5B	B5B_N0	PIN_AC29	2.5 V
ledS[6]	Output	PIN_AC30	5B	B5B_N0	PIN_AC30	2.5 V
ledX[0]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
ledX[1]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
ledX[2]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
ledX[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
ledX[4]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V
ledX[5]	Output	PIN_AG28	5A	B5A_N0	PIN_AG28	2.5 V
ledX[6]	Output	PIN_AH28	5A	B5A_N0	PIN_AH28	2.5 V
ledX[7]	Output	PIN_AI29	5A	B5A_N0	PIN_AI29	2.5 V

100% 00:00:51



Result

The result of design A, B and C are the same as the waveform file in the prelab. For the design C the LED display the number of input and output are also correct.

Ms

<u>Pre-Lab (30%)</u>	Score	TA initial
20% Designs	A	70
10% Paragraph	B	77
	B	A 77
<u>Report (70%)</u>		
10% Introduction		
10% Procedures		
20% Results		
30% Conclusions		
<u>Lab Grade (100%)</u>		
<u>Bonus (20 pts)</u>		

Conclusion

In this lab, we learned how to create adder and subtractor in two different ways structure VHDL and dataflow VHDL. We also understand how to create carry-out look ahead adder. In the design C, we learned how to use led to display variables.