Lab 09 Flip-Flops and Counters

ECE 380-002 University of Alabama

> Yichen Huang Thomas Dillman

> > 2019/11/11

Introduction


In this lab, we mainly focusing on the design two types of flip-flops: one is edge-triggered D flip-flop and another one is JK flip-flop. Two create two components through body diagram files and VHDL code. We also created a BDC counter in two ways those are through VHDL code and another one is use D flip-flop. Finally, we upload these circuits to the DE1 board to test the circuit.


Procedure

A. Prelab

- a. Design A
 - (1) BDF File

We create a BDF file and implement a D flip-flop; after we compiled, we run the test through waveform file.






(2) VHDL File

We create D flip-flop through VHDL code. After we compile the file, we run the waveform file to test our design.


```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY Lab9a2 IS
EPORT ( D, Clock : IN STD_LOGIC ;
LOGIC : 
             1
2
3
             4 5 6
              7
              8
                                                               ⊟ BEGIN
              9
                                                               □PROCESS ( clock )
 10
                                                                    BEGIN
                                                                      ∃IF C: 0
|Q <= D ;
 11
                                                               ☐ IF Clock'EVENT AND Clock = '1' THEN
 12
                                                                      END IF ;
END PROCESS ;
 13
14
15
                                                                                     END Behavior;
```



b. Design B

(1) BDF File

We create the JK flip-flop through BDF file. After we compile the file, we run the waveform file to test it.




(2) VHDL File

We create the JK flip-flop through VHDL code and then we test the file through the waveform file.

```
library ieee;
 2
        use ieee. std_logic_1164.all;
        use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;
 3
 4
 5
 6
      ⊟entity lab9b2 is
⊟PORT( J,K,CLOCK: in std_logic;
 7
 8
      -Q : out std_logic);
end lab9b2;
 9
10
11
      □Architecture behavioral of lab9b2 is
12
      ⊟begin
      □ PROCESS(CLOCK)
13
        variable TMP: std_logic;
14
      begin

if (CLOCK='1' and CLOCK'EVENT) then
15
16
17
      \Box if(J='0' and K='0')then
      FTMP:=TMP;
⊟elsif(J='1' and K='1')then
18
19
      FTMP:= not TMP;
⊟elsif(J='0' and K='1')then
FTMP:='0';
⊟else
20
21
22
23
24
       TMP:='1';
       end if;
25
26
       end if:
27
       Q<=TMP;
      end PROCESS;
end behavioral;
28
29
```



c. Design C

(1) VHDL


In this design, we implement a BCD counter through VHDL code.

In this design, we have three input: Enable, Reset and CLK and 4-bits output Q.

```
3456789
 11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
27
        □lab9c1: process(clk,clear)
| begin
| if (Clear = '0')then
| Count <= (others => '0');
| elsif(clk'event and clk = '1')then
| if (Count = "1001")then
| Count <= (others => '0');
| else
| Count <= Count + 1;
| end if;
| end if;
| end process lab9c1;
| Q <= Count;
| end RTL;
File Edit View Simulation Help
                                                                                                                                               Search altera.com
● Pointer: 318.72 ns
Master Time Bar: 0 ps
                                                                             Interval: 318.72 ns
                                                                                                            Start: 0 ps
                                                                                                                                        End: 400.0 ns
                                                                                                                                                  360.0 ns 400.0 ns
                               0 ps
                                         40.0 ns
                                                      80.0 ns
                                                                   120.0 ns 160.0 ns
                                                                                            200.0 ns
                                                                                                           240.0 ns
                                                                                                                     280.0 ns
                                                                                                                                     320.0 ns
                    Value at
0 ps
                               0 ps
       Clear
                 B 1
        Clk
                 В 0
       Enable
                 B 1
                               0\ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ 8 \ 9 \ 0 \ 1 \ 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ 8 \ 9 \ 0)
                 ΗО
                                                                                                                                                      0% 00:00:00
```

(2) BCD Counter with LED display

In this design we create a BEF file and implement the symbols from previous design and lab2 design. We then design a code converter from lab8.





B. During the lab

a. Design A

(1)Part I


In this part we assign the input and output to the pin planner then we compiled again. Finally, we upload the design to the board, and we do the test on the board.





(2)Part II


In this part we repeat the same procedure in the previous part.




b. Design B

(1)Part I


In this part, we assign input and output of JK flipflop to the pin. Then we compiled the file again. Finally, we upload the design to the upload to DE1 board and run the test.






(2)Part II


We do the same procedure in the previous part.



c. Design C

For the design C, we assigned the input and output then compiled the file again. After we upload the design to the board, we start test.





Result

All the designs are tested. The result is same as we expected.

Conclusion

• Connect 1 Hz clock signal with the four-bit counter. And use the seven-segment LED to display the counting numbers, 0 to 9.

<u>Pre-Lab (30%)</u>	Score	TA initial
30% Designs	101	The
	02	
Report (70%)	BI	-90
10% Introduction	B	- 37
10% Procedures		
20% Results	0	- ZM
30% Conclusions		
Lab Grade (100%)		
Bonus Points:		