


ECE 380 lab1 tutorial


Quartus II version 16.0

Step1: Learn via Quartus II Tutorial









To run the simulation: 🥱 Simulation Waveform Editor - C:/altera/16.0/guartus/bin64/designstyle1/example schematic - example schematic - [e.,. File Edit View Simulation Help Simulation -> Run Function Simulation Search altera.com Run Functional Simulation : 글 글 등 Run Timing Simulation You will see the generated output f Interval: 16.36 ns Master Time Bar: 0 Am Generate ModelSim Testbench and Script End: 120.0 ns 0 ps 80.0 ns 160.0 ns Value at 0 ps B 0 В 0 ВО В 0

You have got the step1 done. In step 1, you built a schematic (circuit) by the Block Editor.

The Block Editor is not the only way to build a schematic (circuit). In the step 2, you will use VHDL code to build a similar circuit.

Step2: Generate VHDL result:

Create a new project: File -> New Project Wizard

Directory, Name, Top-Level Entity Window:

Working directory: C:\altera\16.0\quartus\bin64\designstyle2

Name of this project: **example_vhdl**Name of top-level design: **example_vhdl**

Family, Device & Board Setttings: Available devices: 5CSEMA5F31C6

Finish

Create a new VHDL file:

File -> New -> VHDL File->Press OK

Input the VHDL code as shown in the left

figure

Save the file with the name example_vhdl

Compile your code by clicking blue triangle button. (If there are some errors, check the message window at bottom and fix the typos)

```
□Entity example_vhdl IS
1
2
    ⊟
          PORT ( x1, x2, x3 : IN BIT;
3
                                 : OUT BIT);
4
5
      END example_vhdl;
6
    □ARCHITECTURE Behavior OF example_vhdl IS
7
8
          f \leftarrow (x1 \text{ AND } x2) \text{ OR (NOT } x2 \text{ and } x3);
9
      END Behavior;
```

Once you compile the code sucessfully, you have built an exactly same schematic (circuit) as step 1 via VHDL code.

Then, you should generate some waveforms to simulate your schematic. The procedure is identical with Step 1 -> Part 3.

After successfully simulate the circuit built by VHDL, you are required to build a schematic in a mixing way (Block Editor and VHDL).

Create a new project: File -> New Project Wizard

Directory, Name, Top-Level Entity Window:

Working directory: C:\altera\16.0\quartus\bin64\designstyle3

Name of this project: **example_mixed1**Name of top-level design: **example_mixed1**

Family, Device & Board Setttings:

Available devices: 5CSEMA5F31C6

Press Finish

Create a new VHDL File ENTITY vhdlfunctions IS Input the VHDL code PORT (w1, w2, w3, w4 : IN BIT; g, h : OUT BIT): Save the file with the name vhdlfuntions END vhdlfunctions; File -> Create/update -> Create Symbol Files ARCHITECTURE LogicFunc OF vhdlfunctions IS for Current File **BEGIN** $g \ll (w1 \text{ AND } w2) \text{ OR } (w3 \text{ AND } w4);$ $h \le (w1 \text{ AND } w3) \text{ OR } (w2 \text{ AND } w4);$ END LogicFunc; Open the saved **example_schematic.bdf** file in step 1: File -> Open; browse and open the **example_schematic.bdf** file. The directory of this tutorial is: C:/altera/16.0/quartus/bin64/designstyle1 If you saved the file in other directory in step 1, just find and open it. Leave the **example** schematic.bdf file open. 🥎 Quartus Prime Standard Edition - C:/altera/16.0/quartus/bin64/designstyle3/example_mixed1 - example_mixed1 File Edit View Project Assignments Processing Tools Window File -> Create/Update -> Create Symbol File New... Ctrl+N for Current File ¬ | ₂′ 🗳 🎸 💸 | 👓 🕨 🔀 mixed1 Ctrl+O Open... Press save button, Quartus II will generate the ▼ ■ □ □ × Ctrl+F4 Close file example_schematic.bsf in the 🖼 🕟 🔍 🤎 A Ð 👺 ▼ 🔲 🗀 A New Project Wizard... "C:/altera/16.0/quartus/bin64/designstyle1" Open Project... Ctrl+.I directory Save Project Close the example_schematic.bdf file Close Project Save As Ctrl+Shift+S File Properties.. Create / Update Create HDL Design File from Current File. Create Symbol Files for Current File Create a top-level schematic: File -> New -> Block Diagram/Schematic File Save the file in directory: (save as) C:\altera\16.0\quartus\bin64\designstyle3 Save the file with the name: example_mixed1.bdf To import **vhdlfuntions**, double click the clock 🔁 Symbol editor screen. Libraries ✓ Project Select Project -> vhdlfunctions > c:/altera/16.0/quartus/libraries/ Name: vhdlfunctions Repeat-insert mode Insert symbol as block To import example_schematic, double click the clock editor screen 🚼 Open File Browse on the Name button Find and open the example_schematic.bsf in Look in: C:\altera\16.0\quartus\bin64\designstyle1 Name: the directory you saved before. db My Computer vhdlfunctions incremental_db kbao Repeat-insert mode output_files simulation Insert symbol as block example_schematic.bsf

