

Lab 04  
Multifunctional Logic Circuit

ECE 380-002  
University of Alabama

Yichen Huang  
Thomas Dillman

2019/09/23

## Introduction

In this lab, we use the Quartus II environment to download designs to programmable devices on the Altera DE1 board. You create several simple designs, using VHDL and schematic entry, which will be downloaded to the Altera DE1 board.

## Procedure

### a) Prelab

#### i. SOP Form



In the SOP form, we analyze the problem and create a k-map by the Min-Term method. After we create the k-map, we get an optimized function. Then, we can draw two schematic circuit that first one use AND, NOT, OR Gates and the second one is NAND-Only gate.

# Pre-lab #4

$$1. f(a, b, c, d) = \sum m(0, 2, 3, 9, 10, 11, 15)$$

ab \ cd	00	01	11	10
00	1	0	0	1
01	0	0	0	0
11	1	0	1	1
10	1	0	0	1

$f = \bar{b}\bar{d} + \bar{b}c + acd$




## ii. POS Form


In the POS form, we draw another k-map and by Max-Term method. We optimize the function. We also draw two schematic diagrams: the first one using AND, NOT and OR gates; another is using NOR-only gate.

4.  $g(a, b, c, d) = \text{TM}(1, 4, 5, 6, 7, 9, 12, 13, 14)$

cd \begin{matrix} ab \\ 00 & 01 & 11 & 10 \\ 00 & 0 & 0 & 0 \\ 01 & 1 & 0 & 0 \\ 11 & 0 & 0 & 0 \\ 10 & 0 & 0 & 0 \end{matrix}

$g(a, b, c, d) = (c + \bar{a})(\bar{a} + \bar{b})(\bar{b} + d)$

5. 


6. 

b) During the lab


a. SOP form

i. VHDL

Firstly, we write a VHDL file based on the first part of the prelab. The VHDL file describe the function by using AND, OR and Not syntax. After compiling the file, we run a test and set up the switches of the board. Then import the file into the board. We also test the function again through the board.



```
1 Entity Lab4a IS
2   PORT (a, b, c, d : IN BIT;
3         f : OUT BIT);
4   END Lab4a;
5
6 ARCHITECTURE Behavior OF Lab4a IS
7   BEGIN
8     f <= (NOT b AND NOT d) OR (NOT b AND c) OR (a AND c AND d);
9   END Behavior;
10
```



Pin Planner - C:/altera/16.0/Dillman/Lab4a/Lab4a - Lab4a

File Edit View Processing Tools Window Help

Search altera.com

Report

Report not available

Groups Report

Tasks

- Early Pin Planning
  - Early Pin Planning...
  - Run I/O Assignment Analysis

Top View - Wire Bond  
Cyclone V - 5CSEMA5F31C8

Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard
in a	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V
in b	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V
in c	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
in d	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
out f	Output	PIN_W20	5A	B5A_N0	PIN_W20	2.5 V
<<new node>>						

100% 00:00:49

Programmer - C:/altera/16.0/Dillman/Lab4a/Lab4a - Lab4a - [Chain1.cdf]\*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-Soc [USB-1] Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available



File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/Lab4a.sof	5CSEMA5F31	00AF54FC	00AF54FC	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

Diagram showing the connection between the SOC VHS (S0CVHPS) and the Cyclone V (5CSEMA5F31) device. The TDI (Test Data In) signal is connected to the SOC VHS, and the TDO (Test Data Out) signal is connected to the Cyclone V.

## ii. Schematic

We created a body diagram file to draw the NAND-ONLY schematic diagram in the prelab. Then we compiled and test the file and set up switches of the board. After setting, we upload the file to the board and test the board and get the same result of the file.



Pin Planner - C:/altera/16.0/Dillman/Lab4b/Lab4b - Lab4b

File Edit View Processing Tools Window Help

Search altera.com

Report

Report not available

Groups Report

Tasks

- Early Pin Planning
  - Early Pin Planning...
  - Run I/O Assignment Analysis

Top View - Wire Bond  
Cyclone V - 5CSEMA5F31C8

Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard
in a	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V
in b	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V
in c	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
in d	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
out f	Output	PIN_W20	5A	B5A_N0	PIN_W20	2.5 V
<<new node>>						

100% 00:00:49

Programmer - C:/altera/16.0/Dillman/Lab4b/Lab4b - Lab4b - [Chain1.cdf]\*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-SoC [USB-1] Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/Lab4b.sof	5CSEMA5F31	00AF544F	00AF544F	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

Diagram showing the connection between the SOC VHS (Target) and the 5CSEMA5F31 (JTAG Adapter) via TDI and TDO lines.




b. POS form

i. VHDL

we write a VHDL file based on the second part of the prelab. The VHDL file describe the function by using AND, OR and Not gate. After compiling the file, we run a test and set up the switches of the board. Then import the file into the board. We also test the function again through the board.

```
1 Entity Lab4c IS
2   PORT (a, b, c, d : IN BIT;
3         f : OUT BIT);
4 END Lab4c;
5
6 ARCHITECTURE Behavior OF Lab4c IS
7 BEGIN
8   f <= (c OR NOT d) AND (a OR NOT b) AND (NOT b OR d);
9 END Behavior;
```



Pin Planner - C:/altera/16.0/Dillman/Lab4c/Lab4c - Lab4c

File Edit View Processing Tools Window Help

Search altera.com

Report

Report not available

Groups Report

Tasks

- Early Pin Planning
  - Early Pin Planning...
  - Pin I/O Assignment Analysis

Top View - Wire Bond  
Cyclone V - 5CSEMA5F31C8

Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard
in a	Input	PIN_AF10	3A	B3A_N0	PIN_E11	2.5 V (default)
in b	Input	PIN_AF9	3A	B3A_N0	PIN_E8	2.5 V (default)
in c	Input	PIN_AC12	3A	B3A_N0	PIN_F11	2.5 V (default)
in d	Input	PIN_AB12	3A	B3A_N0	PIN_D7	2.5 V (default)
out f	Output	PIN_W20	5A	B5A_N0	PIN_H13	2.5 V (default)
<<new node>>						

9% 00:00:09

Programmer - C:/altera/16.0/Dillman/Lab4c/Lab4c - Lab4c - [Chain1.cdf]\*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-SoC (USB-1) Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/Lab4c.sof	5CSEMA5F31	00AF54C1	00AF54C1	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>



Diagram illustrating the programming process:

```

graph LR
    TDI --> SOCVHPS[ALTERA SOCVHPS]
    SOCVHPS --> 5CSEMA5F31[ALTERA 5CSEMA5F31]
    5CSEMA5F31 --> TDO
  
```

## ii. Schematic

We created a body diagram file to draw the NOR-ONLY schematic diagram in the prelab. Then we compiled and test the file and set up switches of the board. After setting, we upload the file to the board and test the board and get the same result of the file.



Pin Planner - C:/altera/16.0/Dillman/Lab4d/Lab4d - Lab4d

File Edit View Processing Tools Window Help

Search altera.com

Groups

Named: \*

Node Name	Direction
<<new group>>	

Tasks

Early Pin Planning

Early Pin Planning...

Run I/O Assignment Analysis

Top View - Wire Bond  
Cyclone V - 5CSEMA5F31C6

Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard
in a	Input	PIN_AF10	3A	B3A_N0	PIN_E11	2.5 V (default)
in b	Input	PIN_AF9	3A	B3A_N0	PIN_F11	2.5 V (default)
in c	Input	PIN_AC12	3A	B3A_N0	PIN_D7	2.5 V (default)
in d	Input	PIN_AB12	3A	B3A_N0	PIN_E8	2.5 V (default)
out g	Output	PIN_W20	5A	B5A_N0	PIN_H13	2.5 V (default)
<<new node>>						

16% 00:00:09

Programmer - C:/altera/16.0/Dillman/Lab4d/Lab4d - Lab4d - [Chain2.cdf]\*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-Soc [USB-1] Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/Lab4d.sof	5CSEMA5F31	00AF544F	00AF544F	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

Diagram showing JTAG connection between SOCVHPS and 5CSEMA5F31 devices.

```

graph LR
    TDI --> SOCVHPS
    SOCVHPS --> 5CSEMA5F31
    5CSEMA5F31 --> TDO
  
```

## Result

In the 4 different method, the truth table of each scenario are all same as we predict in the prelab section. The testing by switches are also same as our prediction.

## ECE380: Pre-Lab #04: K-Maps

1. Given function  $f(a,b,c,d) = \sum m(0, 2, 3, 8, 10, 11, 15)$ , find its minimum SOP form using a K-Map.
2. Draw a logic diagram of the minimum SOP form of  $f(a,b,c,d)$  using AND, NOT and OR gates.
3. Draw a logic diagram for the minimum SOP form of  $f(a,b,c,d)$  using only NAND gates.
4. Given function  $g(a,b,c,d) = \prod M(1, 4, 5, 6, 7, 9, 12, 13, 14)$ , find its minimum POS form using a K-Map.
5. Draw a logic diagram of the minimum POS form of  $g(a,b,c,d)$  using AND, NOT and OR gates.
6. Draw a logic diagram for the minimum POS form of  $g(a,b,c,d)$  using only NOR gates.
7. Print out the table below for Lab #4. Do NOT fill in the blanks before the lab.

A	B	C	D	f	f min SOP	f NAND	g min POS	g NOR
0	0	0	0					
0	0	0	1	o	o	o	o	o
0	0	1	0					
0	0	1	1					
0	1	0	0	o	o	o	o	o
0	1	0	1	o	o	o	o	o
0	1	1	0	o	o	o	o	o
0	1	1	1	o	o	o	o	o
1	0	0	0					
1	0	0	1	o	o	o	o	o
1	0	1	0					
1	0	1	1					
1	1	0	0	o	o	o	o	o
1	1	0	1	o	o	o	o	o
1	1	1	0	o	o	o	o	o
1	1	1	1					

## Conclusion

In this lab, we understand how to use K-maps to get an optimized function through SOP method and POS method. We also practiced how to set the switches on the board and learn another testing skill different than waveform method testing.

U3

<u>Pre-Lab (30%)</u>	Score	TA initial
15% K-maps	10	10
15% Logic diagrams		

Lab Demo	TA Initials
f (min SOP)	10
f (NAND)	10
g (min POS)	10
g (NOR)	10

<u>Report (70%)</u>	
10% Introduction	
10% Procedures	
20% Results	
30% Conclusions	

<u>Final Lab Grade</u>	
------------------------	--