# Lab 06 Adder Design Tradeoffs

ECE 380-002 University of Alabama

> Yichen Huang Thomas Dillman

> > 2019/10/7

#### Introduction

In this lab, we use the Quartus prime software package to design and simulate one 4-bit subtractor and one 4-bit adder. The requirements for the lab consist of completing Quartus Prime designs, downloading designs to the Altera DE 1 board, printing circuit diagrams, VHDL files, simulating results, and the laboratory report.


#### **Procedure**


#### A. Prelab

#### a. Design A

In the design A, we created a 4-bit subtractor using structure VHDL. The circuit has two 4-bit data input A and B, a 4-bit output S, a carry-out bit and an overflow flag. We create the circuit by using two VHDL files, fulladd.vhd and sub4b.vhd.


After coding, we compile the project and run the simulation by test vectors.





#### b. Design B

In the design B, we design a 4-bit adder by carry look ahead adders. We implemented the design by dataflow VHDL method to the file. This 4-bit adder have two 4-bit inputs, a 4-bit data outputs, and a bit for carryout. After implementation and compiling process, we run the stimulation, the result is same as we aspect.



#### c. Design C

In the design C, we use structure VHDL code to display seven segment LED to display 2 input and 1 output.

```
1 LIBRARY | see;
2 DEST | sees.std_logic_lisk.all ;
3 DEST | sees.std_logic_verox(3 DOWNTO 0);
5 S. 1 DOUTS DELOGIC_VEROX(3 DOWNTO 0);
6 | set | sees.std_logic_verox(3 DOWNTO 0);
7 | letx, lety, leds : our STD_logic_verox(0 TO 6));
8 | letx, lety, leds : our STD_logic_verox(0 TO 6));
1 | letx, lety, leds : structure of labec is:
1 | SIGNAL (: STD_LOGIC_verox(1 TO 3);
1 | SIGNAL (: STD_LOGIC_verox(1 TO 3);
1 | SIGNAL (: STD_LOGIC_verox(3 DOWNTO 0);
1 | letx, lety, leds : our STD_LOGIC;
1 | letx, lety, leds : our STD_LOGIC;
1 | letx, lety, leds : our STD_LOGIC;
1 | letx, lety, leds : our STD_LOGIC (: our STD_LOGI
```


```
LIBRARY ices; god joint [164.al];

USE ices; god joint [164.al];

BORNT (Cin, x, y: IN STOLOGIC);

S is, cout; out STOLOGIC);

S BORNT (Cin, x, y: IN STOLOG
```




#### d. Testing vectors


For the testing part, this lab is focusing on 4-bits adder circuit and 4-bits subtractor. In general, we have three outputs: a 4-bits output for addition or subtraction, a carry-out bit and a bit indicate overflow. For the test case, I will choose the case which will lead a correct 4-bits output with a carryout bit and without carryout bit(Like B - 2 and B - E) and other case which will lead overflow with carryout bit and without carryout bit (Like 7 - E and C - 5)

#### B. During the lab

#### a. Design A


In lab for design A, we set the switches on the board and compiled again. After success, we set the DE1 board and do the test again, the result is same as simulated result.






#### b. Design B


In the design B, we repeat the same process in design A. The result is also same as we expected and simulated result.



#### c. Design C

For the design C, we also repeat the same process in design B. After setting, we run the test on the board. The LED display the number of inputs and output. The number is also correct our simulation.





### Result

The result of design A, B and C are the same as the waveform file in the prelab. For the design C the LED display the number of input and output are also correct.

Me

Pre-Lab (30%)	Score	TA initial
20% Designs	A	6
10% Paragraph	13	- 377
	1/4 5	10
Report (70%)		
10% Introduction		
10% Procedures		
20% Results		
30% Conclusions		
<b>Lab Grade (100%)</b>		20.1
Bonus (20 pts)		

## Conclusion

In this lab, we learned how to create adder and subtractor in two different ways structure VHDL and dataflow VHDL. We also understand how to create carry-out look ahead adder. In the design C, we learned how to use led to display varibles.