

Lab 01: Quartus Prime Tutorial  
ECE 380-002  
University of Alabama

Yichen Huang  
Thomas Dillman

2019/08/26

## Introduction

In this lab, I have got familiar with VHDL, a hardware description language, and Quartus Prime, CAD software. I have gone through three design methods in the CAD software, Quartus.

## Procedure

### a) Prelab

There was no prelab for this lab.

### b) Setup and Data Collection

We followed the steps from the tutorial guide for the lab1.

Firstly, we create a new project named example\_schematic. In the project, we create the Block Diagram File called example\_schematic.bdf (Figure1). Then we




Figure 1 example\_schematic.bdf

compile the project and run the stimulation by creating a VWF file called  
example\_schematic.vwf. (Figure2)




Figure 2 example\_schematic.vwf

Secondly, we create the second project called example\_vhdl. In this project, we create a VHDL file called example\_vhdl.vhd. (Figure3) Then, we compile the file and run the stimulation step like the first project, the file name is example\_vhdl.vwf.

(Figure4)

```

1  Entity example_vhdl is
2  Port ( x1, x2, x3 : IN BIT;
3         f          : OUT BIT);
4  End example_vhdl;
5
6  Architecture Behavior of example_vhdl is
7  Begin
8      f <= (x1 and x2) OR (not x2 and x3);
9  End Behavior;

```

Figure 3 example\_vhdl.vhd




Figure 4 example\_vhdl.vwf

Finally, we create the project named example\_mixed1. In the project, we create a symbol called vhdfunctions.bsf (Figure5) by coding a VHDL file called vhdfunctions.vhd (Figure6). Then we create a block design file called




Figure 5 vhdfunctions.bsf

```

ENTITY vhdfunctions IS
    PORT (w1,w2,w3,w4 : IN BIT;
          g, h       : OUT BIT);
END vhdfunctions;

ARCHITECTURE LogicFunc OF vhdfunctions IS
BEGIN
    g<=(w1 AND w2)OR(w3 AND w4);
    h<=(w1 AND w3)OR(w2 AND w4);
END LogicFunc;

```

Figure 6 vhdfunctions.vhd

example\_mixed1.bdf (Figure7) and connect the circuits by the guide. After compiling, we create a file called example\_mixed1.vwf (Figure8) to simulate the circuit.




Figure 7 example\_mixed1.bdf




Figure 8 example\_mixed1.vwf

## Conclusion

During the lab time, we have learned that there are three ways to construct the circuit which are schematic, VHDL and mixed. In the lab, we also get familiar with the software.

## Afterword

Attached is a copy of the sheet used to collect information during lab, which has the verification signature on it. (Figure 9)

Print this page, bring the hardcopy to your lab session, get it signed by the TA after the demo, and submit it along with your report

Lab demo (50 pts)	Score	TA initial
Design 1: Schematics	A	高
Design 2: VHDL	B	—
Design 3: Schematics	C	高
Report (50 pts)		
Lab 1 Total Grade (100 pts)		
Bonus: Quartus Prime Installation (25 pts), for individuals	Lichen Huang	1 高

Figure 9 Lab Sheet

