# Lab 01: Quartus Prime Tutorial ECE 380-002 University of Alabama

Yichen Huang Thomas Dillman

2019/08/26

## Introduction

In this lab, I have got familiar with VHDL, a hardware description language, and Quartus Prime, CAD software. I have gone through three design methods in the CAD software, Quartus.

# **Procedure**


#### a) Prelab

There was no prelab for this lab.

## b) Setup and Data Collection

We followed the steps from the tutorial guide for the lab1.

Firstly, we create a new project named example\_schematic. In the project, we create the Block Diagram File called example schematic.bdf (Figure 1). Then we



compile the project and run the stimulation by creating a VWF file called example schematic.vwf. (Figure2)




Figure 2 example\_schematic.vwf

Secondly, we create the second project called example\_vhdl. In this project, we create a VHDL file called example\_vhdl.vhd. (Figure 3) Then, we compile the file and run the stimulation step like the first project, the file name is example\_vhdl.vwf.

(Figure 4)

```
2
                 ( x1, x2,
           PORT
                              x3
                                    IN
3
                                    OUT BIT);
       END example_vdhl;
4
5
    □ ARCHITECTURE Behavior of example_vdhl is
6
7
    ■ BEGIN
          f \leftarrow (x1 \text{ and } x2) \text{ OR (not } x2 \text{ and } x3);
8
       End Behavior;
9
```

Figure 3 example\_vhdl.vhd




Figure 4 example\_vhdl.vwf

Finally, we create the project named example\_mixed1. In the project, we create a symbol called vhdlfunctions.bsf (Figure 5) by coding a VHDL file called vhdlfunctions.vhd (Figure 6). Then we create a block design file called




Figure 6 vhdlfunctions.vhd

example\_mixed1.bdf (Figure 7) and connect the circuits by the guide. After compiling, we create a file called example mixed1.vwf (Figure 8) to simulate the circuit.




Figure 7 example\_mixed1.bdf




Figure 8 example\_mixed1.vwf

#### Conclusion

During the lab time, we have learned that there are three ways to construct the circuit which are schematic, VHDL and mixed. In the lab, we also get familiar with the software.

#### **Afterword**

Attached is a copy of the sheet used to collect information during lab, which has the verification signature on it. (Figure 9)

Lab demo (50 pts)	Score	TA initial
Design 1: Schematics	D	1
Design 2: VHDL	B	
Design 3: Schematics	Ċ	En
Report (50 pts)		
Lab 1 Total Grade (100 pts)		
Bonus: Quartus Prime Installation (25 pts), for individuals	Lichen Har	1

Figure 9 Lab Sheet