# Lab 03 Multifunctional Logic Circuit

ECE 380-002 University of Alabama

> Yichen Huang Thomas Dillman

> > 2019/09/16

# Introduction

In Lab#03, our team designed, built, and tested a multifunctional logic circuit that implements multiple logic functions. We use the Quartus II CAD tool to design the circuit and write VHDL code. After compiled the files, we test the designs on Altera's DE1 board and valid the outcome in the prelab truth table.

# **Procedure**


## a) Prelab

In the prelab, we firstly analyze the problem and finish the truth table of the function.

We also make a K-Map of the function, calculate the function through minimum term method and build truth table. Finally, we draw the NAND-only schematic on the paper.

PRELAB 3  O C C A B F  O O I O O O  O I O O O  O I O O O  O I O O O  O I I O O  O I I I O O  O I I I I						Dillman	Thomas (	
C C C A B F  O O O O O O O  O O O O O O  O O O O						4B 3	PRE1	
0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							1100	
0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			F	B	A	6.	c,	
			1	0	0			
			0	1	0	0	0	
0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			0	0	1	0	0	100
0     0   0   0   0   0   0   0   0   0			6	(	11	0	0	A
30 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 1 0			0	0		1	0	
2 CILO 8 CO O O O O O O O O O O O O O O O O O			0	1	0	1	0	
1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				0		-	0	80
2 C <sub>1C</sub> AE  2 C <sub>1C</sub> AE  2 C <sub>1C</sub> AE  2 C <sub>1C</sub> AE  3 C O O O O O O O O O O O O O O O O O O				- 1		- 1	0	4
2 CICAR C. C. AR C. C							1	
2 CILO CO O O O O O O O O O O O O O O O O O					6		1	
2 CILO CO O O O O O O O O O O O O O O O O O				0		-	1	18
2 CILO 8 01 11 10 COAR+CICOAR+							= 1	14
2 C <sub>1</sub> C <sub>0</sub> AB  2 C <sub>1</sub> C <sub>0</sub> AB  3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				0				
2 CICO AB CO OI III IO CONBECÇÃO AB CO CO CO O O O O O O O O O O O O O O O							-	
2 C1C0 88 C1 C1 11 10 C0 AR+C1C0 AR+C1								8
00 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			O			1	1	A)
00 11 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							AB	^
		/		-				(2)
	AS	CICOAIS+CICOAIS	B+C,COAB+C,COAB		STATE OF THE PARTY NAMED IN	A STATE OF THE PARTY OF THE PAR		
			1		0 0			
3 (1-30) 0 (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								
(a) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c					The state of the s			
					10		10	
							. ~	(3)
						7	A-d)0-	(3)
							C1-1	
					1		8 30	
51 DO-1				5-3	-1)		C1 -9	
12 00							8 20	
R-						7	52-00-	
6 7							8 = Do-	


Then we created two projects for two different circuit implementations, the VHDL and schematic.




#### b) During the Lab

#### a. VHDL Part


We compile the file and run simulation for the file. The result is same as we predict in the prelab. Then we import the file to the Altera's DE1 board and set the switches by the instruction of the TA. We test the function on the board by different combination of switches to check if the function import to the board is same as we predict.






#### b. Schematic Part


We compile the schematic file and test the file. Then import to the board, after setting the switches, we test the different combination on the board.





## Result

The testing schematic file and VHDL file are same as we predict in the prelab.



# Conclusion

During the lab, we understand how to configure the Altera's DE1 board and test the function through VHDL method and Schematic method to check the actual result from the board is same as we predict in the prelab.

Pre-Lab (30%)	score	TA initial
10% SOP solution	pho	10
10% .vhd file	R A	TAPO
10% .bdf file	far	1
700()		٦
Report (70%)		-
10% Introduction		
10% Procedures	-	
20% Results		
30% Conclusions		
Lab Grade		4
Lab Grade		