

Lab 05
Adders/Subtractor

ECE 380-002
University of Alabama

Yichen Huang
Thomas Dillman

2019/09/30

Introduction


In this lab, we used the Quartus II software package to design and simulate behavioral adder, ripple carry adder, and LPM_ADD_SUB implementation. We also printed the Mega function schematic or VHDL files for Designs A, B, and C.

Procedure


A. Prelab

a. Design A

In the design A, we created a project in the software and make a VHDL file called adder4a.vhd. We type the dataflow VHDL in the file. Then we run the compile, after compiling successfully, we run the test file and run different case in waveform file.



```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.all;
3  USE ieee.std_logic_arith.all;
4
5  ENTITY adder4a IS
6  PORT( Cin : IN STD_LOGIC;
7        X,Y : IN SIGNED(3 DOWNTO 0);
8        S : OUT SIGNED(3 DOWNTO 0);
9        Cout, Over : OUT STD_LOGIC);
10 END adder4a;
11
12 ARCHITECTURE Behavior OF adder4a IS
13   SIGNAL Sum,sum1,sum2 : SIGNED(4 DOWNTO 0);
14 BEGIN
15   sum1 <= ('0' & X);
16   sum2 <= ('0' & Y);
17   Sum <= sum1 + sum2 + Cin;
18   S <= Sum(3 DOWNTO 0);
19   Cout <= Sum(4);
20   Over <= Sum(4) XOR (X(3) XOR (Y(3) XOR Sum(3))); -- overflow
21 END Behavior;
```



b. Design B

In the design B, we created a new project and implement a 4-bit ripple adder using structural VHDL. We created two files 'fulladd.vhd' and 'adder4.vhd'. After implementation, we compile two files. Finally, we run the test file through waveform file. We group 4 single bits for input X, Y and output S.

adder4.vhd

fulladd.vhd

Compilation Report - adder4

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3  ENTITY adder4 IS
4  PORT ( Cin : IN STD_LOGIC ;
5        x3, x2, x1, x0 : IN STD_LOGIC ;
6        y3, y2, y1, y0 : IN STD_LOGIC ;
7        s3, s2, s1, s0 : OUT STD_LOGIC ;
8        Cout : OUT STD_LOGIC ) ;
9  END adder4 ;
10 ARCHITECTURE Structure OF adder4 IS
11   SIGNAL c1, c2, c3 : STD_LOGIC ;
12   COMPONENT fulladd
13   PORT ( Cin, x, y : IN STD_LOGIC ;
14         s, cout : OUT STD_LOGIC ) ;
15   END COMPONENT ;
16   BEGIN
17     stage0: fulladd PORT MAP ( Cin, x0, y0, s0, c1 ) ;
18     stage1: fulladd PORT MAP ( c1, x1, y1, s1, c2 ) ;
19     stage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 ) ;
20     stage3: fulladd PORT MAP (
21       Cin => c3, Cout => Cout, x => x3, y => y3, s => s3 ) ;
22   END Structure ;

```

adder4.vhd

fulladd.vhd

Compilation Report - adder4

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3  ENTITY fulladd IS
4  PORT ( Cin, x, y : IN STD_LOGIC ;
5        s, cout : OUT STD_LOGIC ) ;
6  END fulladd ;
7  ARCHITECTURE LogicFunc OF fulladd IS
8  BEGIN
9    s <= x XOR y XOR cin ;
10   Cout <= (x AND y) OR (cin AND x) OR (cin AND y) ;
11   END LogicFunc ;

```

Simulation Waveform Editor - C:/altera/16.0/Dillman/Lab5b/adder4 - adder4 - [adder4_20190930182930.sim.vwf (Read...

File

Edit

View

Simulation

Help

Search altera.com

Master Time Bar: 0 ps

Pointer: 9.59 ns

Interval: 9.59 ns

Start:


End:

Name	Value at 0 ps
Cin	B 1
> X	H 2
> Y	H 3
Cout	B 0
> S	H 6

100% 00:00:51

c. Design C

In the design C, we implement a 4-bit adder using the LPM_ADD_SUUB module in the schematic file 'adder4c.bdf'. The circuit has 2 4-bits data input, a carry-in bit, a add or sub control input and a 4-bit data output, a carry-out output and an overflow output. After we finish the schematic, we run the compiling process.




B. During the lab

a. Design A

In the project of designA, we set the switches on the DE1 board. After setting, we recompile again. Then we upload the project to the DE1 board, after

configuration, we test the case on the board again, the result is same in the prelab.



b. Design B

In the design B, we repeat the process in design A again; after setting the DE1 board, we compile the project again and upload the file to the DE1 board.

Finally, we upload the file to the DE1 board. After setting, we stimulate the test again on the board by turn on or turn off the switch. The result is same as the prelab stimulation.

Pin Planner - C:/altera/16.0/Dillman/Lab5b/adder4 - adder4

File Edit View Processing Tools Window Help

Search altera.com

Top View - Wire Bond
Cyclone V - 5CSEMA5F31C8

Groups

Named: *

Node Name	Direction
<<new group>>	

Groups Report

Tasks

Early Pin Planning

Early Pin Planning...

Run I/O Assignment Analysis

Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Filter Location	I/O Standard
In Cin	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
Out Cout	Output	PIN_Y21	5A	B5A_N0	PIN_Y21	2.5 V
Out s0	Output	PIN_V16	4A	B4A_N0	PIN_V16	2.5 V
Out s1	Output	PIN_W16	4A	B4A_N0	PIN_W16	2.5 V
Out s2	Output	PIN_V17	4A	B4A_N0	PIN_V17	2.5 V
Out s3	Output	PIN_V18	4A	B4A_N0	PIN_V18	2.5 V
In x0	Input	PIN_AE11	3A	B3A_N0	PIN_AE11	2.5 V
In x1	Input	PIN_AC9	3A	B3A_N0	PIN_AC9	2.5 V
In x2	Input	PIN_AD10	3A	B3A_N0	PIN_AD10	2.5 V

100% 00:00:51

Programmer - C:/altera/16.0/Dillman/Lab5b/adder4 - adder4 - [Chain1.cdf]*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-SoC [USB-1] Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available


Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down


File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/adder4.sof	5CSEMA5F31	00AF77E9	00AF77E9	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

TDI → SOCVHPS → 5CSEMA5F31 → TDO

c. Design C

In design C, we firstly run the stimulation by the waveform file. We repeat the setting DE1 board process same as Design A and B. Then, we run the compiling process again and upload the file to the DE1 board. After configuration, we do the testing process. The result is same as the result of waveform file.





Result

The result of design A and B are same as the waveform result in the prelab. For the design C, the final result is also same as the waveform file result.

Input	Add Sub	Add	add	add	add	add	add	sub	sub	Sub
Input	Cin	1	1	0	1	0	0	1	1	1
Input	X	0x3	0xB	0xB	0x6	0x6	0xA	0xB	0x5	0xC
Input	Y	0x2	0x3	0xA	0x2	0xE	0xE	0x2	0x2	0x5
Output	S	6	F	5	9	4	8	9	3	7
Output	Cout	0	0	1	0	1	1	1	1	1
Output	Over	0	0	1	1	0	0	0	0	1

Download your design to the Cyclone® V 5CSEMA5F31C6 device on the DE1 board. Use inputs SW[9..6] (SW[6] is the LSB) for the X input and SW[5..2] (SW[2] is the LSB) for the Y input. Use SW[0] for Cin. Use LEDs LEDG[3..0] (LEDG[0] is the LSB) for the circuit output S. Use LEDs LEDR[9] and LEDR[8] for Cout and Over, respectively.

By using the created test vectors, verify that Design C is operational on the DE1 board. Receive TA initials when you complete verifications.

Conclusion

In this lab, we learned two different ways to build an adder in VHDL file. We also understand the method to test the adder. Furthermore, we also learned how to insert ADD_SUB Gate to the schematic file.

MS

<u>Pre-Lab (30%)</u>	<u>Score</u>	<u>TA initial</u>
Design A (15%)	MS	PO
Design B (15%)	MS	MS PO

MS

<u>Report (70%)</u>	
10% Introduction	
10% Procedures	
20% Results	
30% Conclusions	

<u>Lab Grade</u>	