

Lab 08
Code Converters

ECE 380-002
University of Alabama

Yichen Huang
Thomas Dillman

2019/10/28

Introduction

One of the critical factors concerning engineers designing embedded systems is the design of the efficient interfaces to provide information to users. One of the most simple and useful methods for displaying numerical information is the 7-segement LED display. Many embedded systems incorporating clocks or timers display hours, minute, and/or seconds in this way. However, microprocessors normally request numbers internally in a binary format and 7-segement displays are typically used to display decimal or hexadecimal digits externally, digital circuit must be developed to translate from the internal representations. In this lab, we use code converts to drive LED display.

Procedure

A. Prelab

a. Design A

In the design A, we write VHDL code for a BCD-to-seven segment LED display converter with 4 input which are representing a single decimal digit and a seven-bit output which is suitable for driving a seven segment LED display on the Altera DE1 board. Finally, we compile the file.

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3  ENTITY designa IS
4  PORT ( bcd: IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
5        leds: OUT STD_LOGIC_VECTOR(0 TO 6) ) ;
6  END designa ;
7  ARCHITECTURE Behavior OF designa IS
8  BEGIN
9  PROCESS ( bcd )
10 | BEGIN
11 CASE bcd IS -- abcdefg
12 WHEN "0000" => leds <= "0000001";
13 WHEN "0001" => leds <= "1001111";
14 WHEN "0010" => leds <= "0010010";
15 WHEN "0011" => leds <= "0000110";
16 WHEN "0100" => leds <= "1001100";
17 WHEN "0101" => leds <= "0100100";
18 WHEN "0110" => leds <= "0100000";
19 WHEN "0111" => leds <= "0001111";
20 WHEN "1000" => leds <= "0000000";
21 WHEN "1001" => leds <= "0001100";
22 WHEN "1010" => leds <= "0000001";
23 WHEN "1011" => leds <= "0000001";
24 WHEN "1100" => leds <= "0000001";
25 WHEN "1101" => leds <= "0000001";
26 WHEN "1110" => leds <= "0000001";
27 WHEN "1111" => leds <= "0000001";
28 WHEN OTHERS => leds <= "-----";
29 END CASE ;
30 END PROCESS ;
31 END Behavior;

```

b. Design B

In the design B, we use two 7-segment LEDs to display a 4-bit signed number in 2's complement representation. We achieve this feature mainly through modify the previous design. We add one more digit in the output for the sign.

```

1  LIBRARY ieee ;
2  USE ieee.std_logic_1164.all ;
3  ENTITY designa IS
4  PORT ( bcd: IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
5        leds: OUT STD_LOGIC_VECTOR(0 TO 7) ) ;
6  END designa ;
7  ARCHITECTURE Behavior OF designa IS
8  BEGIN
9  PROCESS ( bcd )
10 | BEGIN
11 CASE bcd IS -- abcdefg
12 WHEN "0000" => leds <= "00000011";
13 WHEN "0001" => leds <= "10011111";
14 WHEN "0010" => leds <= "00100101";
15 WHEN "0011" => leds <= "00001101";
16 WHEN "0100" => leds <= "10011001";
17 WHEN "0101" => leds <= "01001001";
18 WHEN "0110" => leds <= "01000001";
19 WHEN "0111" => leds <= "00011111";
20 WHEN "1000" => leds <= "00000000";
21 WHEN "1001" => leds <= "00011110";
22 WHEN "1010" => leds <= "01000000";
23 WHEN "1011" => leds <= "01001000";
24 WHEN "1100" => leds <= "10011000";
25 WHEN "1101" => leds <= "00001100";
26 WHEN "1110" => leds <= "00100100";
27 WHEN "1111" => leds <= "10011110";
28 WHEN OTHERS => leds <= "-----";
29 END CASE ;
30 END PROCESS ;
31 END Behavior;

```

B. During the lab

a. Design A

During the lab, we assign the pin of the input and output. Then we compiled the file again. Finally, we set the board. When we test the board the board change binary to decimal successfully.

The screenshot displays the Altera Quartus II software interface. The main window shows the 'Top View - Wire Bond' for the Cyclone V - 5CSEMA5F31C6 device. The interface includes a menu bar (File, Edit, View, Processing, Tools, Window, Help), a search bar, and several panels on the left: 'Report' (showing 'Report not available'), 'Tasks' (listing 'Early Pin Planning' and 'Run IO Assignment Analysis'), and 'Pin Legend' (defining symbols for User I/O, User assigned I/O, and Fitter assigned I/O). The bottom panel shows the 'Pin Assignment Table' with columns for Node Name, Direction, Location, I/O Bank, VREF Group, Fitter Location, and I/O Standard. The table lists inputs for bcd[3], bcd[2], bcd[1], and bcd[0], and outputs for leds[0], leds[1], leds[2], leds[3], and leds[4].

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
in bcd[3]	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V
in bcd[2]	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V
in bcd[1]	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
in bcd[0]	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
out leds[0]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
out leds[1]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
out leds[2]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
out leds[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
out leds[4]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V



b. Design B

During the lab of design B, we repeat the same step in the design A. After we set the board, we test the number through -8 to 7. The board display the decimal number successfully.

Pin Planner - C:/altera/16.0/Dillman/lab8a/designA - designA

File Edit View Processing Tools Window Help

Search altera.com

Report

Report not available

Groups

Report

Tasks

Early Pin Planning

Early Pin Planning...

Run I/O Assignment Analysis

Pin Legend

Symbol Pin Type

User I/O

User assigned I/O

Fitter assigned I/O

Top View - Wire Bond

Cyclone V - 5CSEMA5F31C8

Named: *

Edit

Filter: Pins: all

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard
in bcd[3]	Input	PIN_AF10	3A	B3A_N0	PIN_AF10	2.5 V
in bcd[2]	Input	PIN_AF9	3A	B3A_N0	PIN_AF9	2.5 V
in bcd[1]	Input	PIN_AC12	3A	B3A_N0	PIN_AC12	2.5 V
in bcd[0]	Input	PIN_AB12	3A	B3A_N0	PIN_AB12	2.5 V
out leds[0]	Output	PIN_AE26	5A	B5A_N0	PIN_AE26	2.5 V
out leds[1]	Output	PIN_AE27	5A	B5A_N0	PIN_AE27	2.5 V
out leds[2]	Output	PIN_AE28	5A	B5A_N0	PIN_AE28	2.5 V
out leds[3]	Output	PIN_AG27	5A	B5A_N0	PIN_AG27	2.5 V
out leds[4]	Output	PIN_AF28	5A	B5A_N0	PIN_AF28	2.5 V

100% 00:00:51

Programmer - C:/altera/16.0/Dillman/lab8a/designA - designA - [Chain2.cdf]*

File Edit View Processing Tools Window Help

Search altera.com

Hardware Setup... DE-SoC [USB-1] Mode: JTAG Progress: 100% (Successful)

☐ Enable real-time ISP to allow background programming when available

Start

Stop

Auto Detect

Delete

Add File...

Change File...

Save File

Add Device...

Up

Down

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
<none>	SOCVHPS	00000000	<none>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
output_files/designA.sof	5CSEMA5F31	00AF7B4F	00AF7B4F	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

TDI

SOCVHPS

5CSEMA5F31

TDO

Result

The altera DE1 board display design A and B successfully.

Conclusion

In this lab, we understand how to display decimal number and use 2's complement to display negative number.

Prelab requirements:

US

At the beginning of your lab session, you need to present to the TA: **Design A and Design B** in the forms of VHDL codes and Quartus II functional simulations.

Pre-Lab (30%)	Score	TA initial
30% Designs	A	US
Report (70%)	B	US
10% Introduction		
10% Procedures		
20% Results		
30% Conclusions		

Lab Grade (100%)	
Bonus points	