# Lab 10 Finite State Machine

ECE 380-002 University of Alabama

> Yichen Huang Thomas Dillman

> > 2019/11/18


## Introduction

In this lab, we mainly focus on the designing of two type of finite state machine (FSM) which are Moore-type and Mealy-type. These two machines will detect the input, when the inputs contain sequence of 100, the output will be 1 else the output will be 0.

## **Procedure**

#### A. Prelab

In the prelab, we draw the bubble diagram of two machine. In the picture, diagram A is Moore-type finite state machine and diagram B is Mealy-type finite state machine.




a. Design A

In the design A, we redesign the VHDL code and make some change to let the machine can detected the sequence.

```
🜎 Simulation Waveform Editor - C:/altera/16.0/Dillman/lab10a/designA - designA - [designA_20191118181128.sim.vwf (R...
                                                                                                   ×
                                                                                             Edit View Simulation Help
                                                                                  Search altera.com
◆ Pointer: 7.05 ns
Master Time Bar: 0 ps
                                                   Interval: 7.05 ns
                                                                     Start:
                                                                                      End:
                                                                              120,0 ns
                          0 ps
                                          40.0 ns
                                                            80.0 ns
                                                                                              160.0 ns
                 Value at
       Name
                         0 ps
                  0 ps
      Clock
              B 0
              B 1
              B 1
      w
              B 0
                                                                                              00:00:53
```

#### b. Design B

In the design B, we just design the same finite state machine but in the Mealy type.





## B. During the lab

#### a. Design A

During the lab, we assign the pins of the design to the DE1 board.


Then we upload the design to the lab and finally we do the test manually.





## b. Design B

In the design B, we repeat the same procedure in the design A.



# **Result**

In the result of the board is same as we test in the prelab.

# **Conclusion**

You need to complete VHDL codes and functional simulations in Quartus, before your lab sessions.

, o	100		
Pre-Lab (30 pts)	Score	TA initial	
30 pts Designs	A	13	
	B	13/	
Report (70 pts)			
10 pts Introduction			
10 pts Procedures			
20 pts Results			
30 pts Conclusions			
Lab Grade (100 pts)			