Lab 04 Multifunctional Logic Circuit

ECE 380-002 University of Alabama

> Yichen Huang Thomas Dillman

> > 2019/09/23


Introduction

In this lab, we use the Quartus II environment to download designs to programmable devices on the Altera DE1 board. You create several simple designs, using VHDL and schematic entry, which will be downloaded to the Altera DE1 board.

Procedure


- a) Prelab
- i. SOP Form

In the SOP form, we analyze the problem and create a k-map by the Min-Term method. After we create the k-map, we get an optimized function. Then, we can draw two schematic circuit that first one use AND, NOT, OR Gates and the second one is NAND-Only gate.



ii. POS Form


In the POS form, we draw anther k-map and by Max-Term method. We optimize the function. We also draw two schematic diagram the first one using AND, NOT and OR gates; another is using NOR-only gate.





b) During the lab

- a. SOP form
 - i. VHDL

Firstly, we write a VHDL file based on the first part of the prelab. The VHDL file describe the function by using AND, OR and Not syntax. After compiling the file, we run a test and set up the switches of the board. Then import the file into the board. We also test the function again through the board.











ii. Schematic

We created a body diagram file to draw the NAND-ONLY schematic diagram in the prelab. Then we compiled and test the file and set up switches of the board. After setting, we upload the file to the board and test the board and get the same result of the file.











b. POS form


i. VHDL

we write a VHDL file based on the second part of the prelab. The VHDL file describe the function by using AND, OR and Not gate. After compiling the file, we run a test and set up the switches of the board. Then import the file into the board. We also test the function again through the board.

```
BENTITY Lab4c IS
BORT (a, b, c, d : IN BIT);
END Lab4c;
BARCHITECTURE Behavior OF Lab4c IS
BEGIN
C OR NOT d) AND (a OR NOT b) AND (NOT b OR d);
END Behavior;
```










ii. Schematic

We created a body diagram file to draw the NOR-ONLY schematic diagram in the prelab. Then we compiled and test the file and set up switches of the board. After setting, we upload the file to the board and test the board and get the same result of the file.







Result

In the 4 different method, the truth table of each scenario are all same as we predict in the prelab section. The testing by switches are also same as our prediction.

ECE380: Pre-Lab #04: K-Maps

- 1. Given function $f(a,b,c,d) = \Sigma$ m (0, 2, 3, 8, 10, 11, 15), find its minimum SOP form using a K-Map.
- 2. Draw a logic diagram of the minimum SOP form of f(a,b,c,d) using AND, NOT and OR gates.
- 3. Draw a logic diagram for the minimum SOP form of f(a,b,c,d) using <u>only NAND</u> gates.
- 4. Given function $g(a,b,c,d) = \Pi$ M (1, 4, 5, 6, 7, 9, 12, 13, 14), find its minimum POS form using a K-Map.
- 5. Draw a logic diagram of the minimum POS form of g(a,b,c,d) using AND, NOT and OR gates.
- 6. Draw a logic diagram for the minimum POS form of g(a,b,c,d) using only NOR gates.
- 7. Print out the table below for Lab #4. Do NOT fill in the blanks before the lab.

A	В	C	D	f	f min SOP	fNAND	g min POS	g NOR
0	0	0	0	18	1	1		1
0	0	0	1	0	0	0	6	0
0	0	1	0	1	1	1	1	1
0	0	1	1	1	. 1	1		1
0	1	0	0	0	0	6	0	0
0	1	0	1	0	0	G	0	0
0	1	1	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0
1	0	0	0	1	1		1	1
1	0	0	1	0	0	0	0	0
1	0	1	0	-[1		1	1
1	0	1	1	1	(1	2	1
1	1	0	0	0	6	0	0	0
1	1	0	1	0	0	0	0	0
1	1	1	0	6	6	0	0	0
1	1	1	1	-	1	1	1	1

Conclusion

In this lab, we understand how to use K-maps to get an optimized function through SOP method and POS method. We also practiced how to set the switches on the board and learn another testing skill different than waveform method testing.

		1	3
Pre-Lab (30%)	a in the second	Score	TA initial
15% K-maps		blo	P
15% Logic diagra	ms		1
Lab Demo	TA Initials		
f (min SOP)	18		
f (NAND)			
g (min POS)	300		
g (NOR)	20		
Report (70%)			
10% Introduction			
10% Procedures		2	
20% Results			
30% Conclusions			