



Lab 07: 74151

- Implement the logic function $f(x,y,z)$
- using a single 74151 multiplexer
- 74151 multiplexer: 8-to-1 MUX
 - Strobe signal, extra output
- Description of 74151




'151A, 'LS151, 'S151
FUNCTION TABLE

INPUTS				OUTPUTS	
SELECT			STROBE \bar{G}	Y	W
C	B	A			
X	X	X	H	L	H
L	L	L	L	D0	$\overline{D0}$
L	L	H	L	D1	$\overline{D1}$
L	H	L	L	D2	$\overline{D2}$
L	H	H	L	D3	$\overline{D3}$
H	L	L	L	D4	$\overline{D4}$
H	L	H	L	D5	$\overline{D5}$
H	H	L	L	D6	$\overline{D6}$
H	H	H	L	D7	$\overline{D7}$


Lab 07: Design A

- Quartus II libraries
 - MUX: 74151
 - GND and VCC: to set certain data inputs as "0" or "1"
- Design example for XOR function:



Direct implementation of XOR

w_1	w_2	f
0	0	0
0	1	1
1	0	1
1	1	0



(a) Implementation using a 4-to-1 multiplexer

Lab 07: Design B


- Design a circuit using a 74154 decoder and two 4-input NAND gates that implements two logic functions f_1 and f_2 .
- Function $f_1 = 1$: when $N_1 = N_2 + 1$
 - Please figure out the truth table of the logic function f_1

N_1 \wedge		N_0 \wedge		f
x_3	x_2	x_1	x_0	
0	1	0	0	1
1	0	0	1	1
1	1	1	0	1

- Function $f_2 = 1$ when $x_3x_2x_1x_0 = 1001$
Otherwise, $f_2 = 0$.
 - Single minterm: $f_2 = ?$

Lab 07: 74154

- 4-to-16 decoder
 - Two enable inputs
 - Positive input logic
 - Negative output logic




FUNCTION TABLE																		
INPUTS					OUTPUTS													
$\overline{G1}$	$\overline{G2}$	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
L	L	L	H	L	L	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	L	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H
L	L	L	H	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
L	L	H	L	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	L	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H
L	L	H	L	H	L	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
L	L	H	H	L	L	H	H	H	H	H	H	H	L	H	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H
L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	L	H	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H

H = high level, L = low level, X = irrelevant


Lab 07: 74154 (cont'd)

- 74154: NAND implementation of outputs



Lab 07: Design B

- Quartus II libraries
 - 74154
 - NAND4
- Implementing two functions via NAND gates only



Test vectors

- Limited input variables (3 or 4)
- Use clock signals of varying periods to cover all input valuations
- Refer to Lab 02 for details