Lab 05 Adders/Subtractor

ECE 380-002 University of Alabama

> Yichen Huang Thomas Dillman

> > 2019/09/30

Introduction

In this lab, we used the Quartus II software package to design and simulate behavioral adder, ripple carry adder, and LPM_ADD_SUB implementation. We also printed the Mega function schematic or VHDL files for Designs A, B, and C.


Procedure

A. Prelab

a. Design A


In the design A, we created a project in the software and make a VHDL file called adder4a.vhd. We type the dataflow VHDL in the file. Then we run the compile, after compiling successfully, we run the test file and run different case in waveform file.

```
| Compilation Report - adder4a | Compilation Report - adder4a
```




b. Design B

In the design B, we created a new project and implement a 4-bit ripple adder using structural VHDL. We created two files 'fulladd.vhd' and 'adder4.vhd'. After implementation, we compile two files. Finally, we run the test file through waveform file. We group 4 single bits for input X, Y and output S.



c. Design C

In the design C, we implement a 4-bit adder using the LPM_ADD_SUUB module in the schematic file 'adder4c.bdf'. The circuit has 2 4-bits data input, a carry-in bit, a add or sub control input and a 4-bit data output, a carry-out output and an overflow output. After we finish the schematic, we run the compiling process.




B. During the lab

a. Design A

In the project of designA, we set the switches on the DE1 board. After setting, we recompile again. Then we upload the project to the DE1 board, after


configuration, we test the case on the board again, the result is same in the prelab.



b. Design B


In the design B, we repeat the process in design A again; after setting the DE1 board, we compile the project again and upload the file to the DE1 board.


Finally, we upload the file to the DE1 board. After setting, we stimulate the test again on the board by turn on or turn off the switch. The result is same as the prelab stimulation.



c. Design C

In design C, we firstly run the stimulation by the waveform file. We repeat the setting DE1 board process same as Design A and B. Then, we run the compiling process again and upload the file to the DE1 board. After configuration, we do the testing process. The result is same as the result of waveform file.





Result

The result of design A and B are same as the waveform result in the prelab. For the design C, the final result is also same as the waveform file result.

Input	Add Sub	Add	add	add	add	add	add	sub	sub	Sub
Input	Cin	1	1	0	1	0	0	1	1	1
Input	X	0x3	0xB	0xB	0x6	0x6	0xA	0xB	0x5	0xC
Input	Y	0x2	0x3	0xA	0x2	0xE	0xE	0x2	0x2	0x5
Output	S	6	F	5	9	4	8	9	3	7
Output	Cout	0	٥	1	0	1	1	l	(1
Output	Over	0	0	1	1	8	1)	0	O	(

Download your design to the Cyclone® V 5CSEMA5F31C6 device on the DE1 board. Use inputs SW[9..6] (SW[6] is the LSB) for the X input and SW[5..2] (SW[2] is the LSB) for the Y input. Use SW[0] for Cin. Use LEDs LEDG[3..0] (LEDG[0] is the LSB) for the circuit output S. Use LEDs LEDR[9] and LEDR[8] for Cout and Over, respectively.

By using the created test vectors, verify that Design C is operational on the DE1 board. Receive TA initials when you complete verifications.

Conclusion

In this lab, we learned two different ways to build an adder in VHDL file. We also understand the method to test the adder. Furthermore, we also learned how to insert ADD_SUB Gate to the schematic file.

<u>Pre-Lab (30%)</u>	Score TA initial
Design A (15%)	m fo
Design B (15%)	小为力

Report (70%)	
10% Introduction	
10% Procedures	
20% Results	
30% Conclusions	

Lab Grade	f. 1