

Example Circuit A — Simple Circuit




Figure 1: XOR Gate

```

1      #Example circuit - Simple circuit (As per first interim report);
2      #XOR gate;
3
4      devices(
5          a is OR;
6          b is NAND;
7          c is AND;
8          sw1, sw2 are SWITCH;
9      )
10
11     initialise(
12         sw1, sw2 are HIGH;
13         a, b, c have 2 inputs;
14     )
15
16     connections(
17         sw1 is connected to a.I1;
18         sw2 is connected to a.I2;
19
20         sw1 is connected to b.I1;
21         sw2 is connected to b.I2;
22
23         a is connected to c.I1;
24         b is connected to c.I2;
25     )
26
27     monitors(
28         c;
29     )

```




Figure 2: XOR Gate Output

Example Circuit B — Complex Circuit




Figure 3: 2 Bit Counter with Outputs XOR

```

1  #Example circuit - Complex circuit (As per first interim report);
2  #2 bit counter with outputs XOR;
3
4  devices(
5      a is NOT;
6      b, c, d, e are NAND;
7      f is DTYPE;
8      g is XOR;
9      sw1, sw2 are SWITCH;
10     clk1 is CLOCK;
11 )
12
13 initialise(
14     b, c, d, e, g have 2 inputs;
15     sw1, sw2 are LOW;
16     clk1 cycle length 5;
17 )
18
19 connections(
20     e to a;
21
22     e to b.I1;
23     clk1 to b.I2;
24
25     clk1 to c.I1;
26     a to c.I2;
27
28     b to d.I1;
29     e to d.I2;
30
31     d to e.I1;

```

```

32         c to e.I2;
33
34         f.QBAR to f.DATA;
35         d to f.CLK;
36         sw1 to f.SET;
37         sw2 to f.CLEAR;
38
39         d to g.I1;
40         f.Q to g.I2;
41     )
42
43     monitors(
44         d, f.Q, g;
45     )

```




Figure 4: 2 Bit Counter Output

Example Circuit C — SR Bistable




Figure 5: SR Bistable

```

1  #Example circuit - SR bistable;
2
3  devices(
4      a, b, c, d are NAND;
5      sw1, sw2 are SWITCH;
6      clk1 is CLOCK;
7  )
8
9  initialise(
10     sw1, sw2 are LOW;
11     a, b, c, d have 2 inputs;
12     clk1 cycle 5;
13 )
14
15 connections(
16     sw1 to a.I1;
17     clk1 to a.I2;
18
19     clk1 to b.I1;
20     sw2 to b.I2;
21
22     a to c.I1;
23     d to c.I2;
24
25     c to d.I1;
26     b to d.I2;
27 )
28
29 monitors(
30     c, d;
31 )

```




Figure 6: SR Bistable Output

Example Circuit D — Divide by 3 Circuit




Figure 7: Divide by 3 Circuit

```

1  #Example circuit - divide (clock frequency) by 3;
2
3  devices(
4      a is AND;
5      b, c are DTYPE;
6      sw1, sw2, sw3, sw4 are SWITCH;
7      clk1 is CLOCK;
8  )
9
10 initialise(
11     a has 2 inputs;
12     sw1, sw2, sw3, sw4 are LOW;
13     clk1 cycle 9;
14 )
15
16 connections(
17     b.QBAR to a.I1;
18     c.QBAR to a.I2;
19
20     a to b.DATA;
21     clk1 to b.CLK;
22     sw1 to b.SET;
23     sw2 to b.CLEAR;
24
25     b.Q to c.DATA;
26     clk1 to c.CLK;
27     sw3 to c.SET;
28     sw4 to c.CLEAR;
29 )

```

```

30
31     monitors(
32         c.Q;
33     )

```




Figure 8: Divide by 3 Circuit Output

Example Circuit E — Ring Oscillator




Figure 9: Ring Oscillator

```
1      #Example circuit - Ring Oscillator;
2
3      devices(
4          a, b, c are NOT;
5      )
6
7      initialise(
8      )
9
10     connections(
11         c to a;
12
13         a to b;
14
15         b to c;
16     )
17
18     monitors(
19         c;
20     )
```

Note that this circuit will not be able to be simulated as it involves oscillating signals.