

EECT 6326 Analog Integrated Circuit Design

Design of an Operational Amplifier

YI CHIEN CHIANG

2021477769

Table of Contents

1. Introduction.....	3
2. Design Requirements	3
3. Value Table	4
4. Circuit Schematic and symbol.....	4
5. Simulation Result.....	6
6. Score calculation.....	12
7. Conclusion.....	13
8. Reference.....	13

I. Introduction

For this project, we need to design a differential input single-ended output single-stage amplifier. I can use 2V power supply and only one idea current source to design the op amplifier in TSMC 0.35-um technology. However, the gain of the single stage op amplifier must over 85dB. This specification is not difficult if we use two stage op amplifier. Thus, I choose the Telescopic Cascode Op Amplifier as our design. I can increase the gain value by Cascode circuit to match the gain what I want.


II. Design Requirements

1. Differential voltage gain: $A_{vd} \geq 85 \text{ dB}$.
2. Output voltage swing range: $OVSR = V_o(\text{max}) - V_o(\text{min}) \geq 1.3 \text{ V}$.
3. Average slew rate: $SR \geq 10 \text{ V/us}$ (Average slew rate = $(SR_+ + SR_-)/2$).
4. Common mode rejection ratio: $CMRR \geq 80 \text{ dB}$.
5. Unity-gain bandwidth: $GBW \geq 8 \text{ MHz}$.
6. Phase margin: $f(GBW) \geq 60^\circ$.
7. Power dissipation (VDD): $P_{diss} \leq 0.5 \text{ mW}$ (2V) including power dissipation from all current mirrors and the current source.
8. Capacitive load: 3 pF

III. Value Table

Specifications	Required	Obtained
Avd	≥ 85 dB	86.87dB
OVSF	≥ 1.3 V	1.307V
SR	≥ 10 V/us	8.907 V/us
CMRR	≥ 80 dB	87.57dB
GBW	≥ 8 MHz	10.2MHz
PM	$\geq 60^\circ$	61.52°
P _{diss}	≤ 0.5 mW (2V)	0.125mW(2V)

IV. Circuit Schematic and symbol



Parameter Table

Transistor	Width(W)	Length(L)	Current
M0(NMOS)	30um	2um	20.43uA
M1(PMOS)	100um	2um	20.43uA
M2(NMOS)	30um	2um	20.43uA
M3(NMOS)	30um	2um	20.43uA
M4(NMOS)	30um	2um	20.43uA
M5(PMOS)	100um	2um	20.43uA
M6(PMOS)	100um	2um	20.43uA
M7(PMOS)	100um	2um	20.43uA
M8(NMOS)	100um	2um	40.87uA
M9(NMOS)	50um	2um	22.0uA
M10(NMOS)	30um	2um	22.0uA
Current Source			22uA
Load Capacitance	3pF		0
R0	20kΩ		20.43uA

Node voltage and Current




Fig. 2 Amplifier Node voltage and Current

V. Simulation Result

Symbol of amplifier




Fig. 3 Amplifier of symbol

Operating region(All Saturation Region)




Fig. 4-1 Pmos Region




Fig. 4-2 Nmos Region




Fig. 4-3 Current Source Region

Region=2 show the MOS is in Saturation Region

Differential Voltage Gain A_{vd}

Simulation circuit




Fig. 5 Gain simulation Schematic

Simulation (A_{vd})




Fig. 6 A_{vd} simulation result

$A_{vd}=86.8751\text{dB}$

Unity-gain bandwidth (GBW)

Simulation (GBW)




Fig. 7 GBW simulation result

$\text{GBW}=10.2042\text{MHz}$

Phase Margin (PM)

Simulation (PM)




Fig. 8 PM simulation result

$$PM = 180^\circ - 118.478^\circ = 61.522^\circ$$

Common Mode Rejection Ratio (CMRR)

Simulation (CMRR)




Fig. 9 CMRR simulation result

$$CMRR = \frac{A_{vd}}{A_{cm}} = 86.87\text{dB} - (-0.699\text{dB}) = 87.571\text{dB}$$

Output Voltage Swing Range (OVSR)

Simulation circuit




Fig. 10 OVSR simulation Schematic

Simulation (OVSR)




Fig. 11 OVSR simulation result

$$\text{OVSR} = V_o(\text{max}) - V_o(\text{min}) = 0.463 - (-0.844) = 1.307\text{V}$$

Average Slew Rate(SR)

Simulation circuit




Fig. 12 SR simulation Schematic

Simulation (SR)




Fig. 13-1 SR simulation result(rise)




Fig. 13-2 SR simulation result(fall)

$$SR = \frac{SR+ + SR-}{2} = \frac{8.1471+9.673}{2} = 8.907 \text{ V/us}$$

Power dissipation (VDD)

Simulation Schematic (P_{diss})




Fig. 14 P_{diss} simulation Schematic

$$P_{diss} = VDD * \text{Total Current} = 2V * 62.87\mu A = 0.125mW$$

VI. Score Calculation

$$\begin{aligned} \text{Score} = & \min [15, 15(\frac{86.87dB}{85dB})] + \min [10, 10(\frac{1.307V}{1.3V})] + \min [10, 10(\frac{8.907V/us}{10V/us})] + \\ & \min [10, 10(\frac{87.571dB}{80dB})] + \min [20, 20(\frac{10.2MHz}{8MHz})] + \min [10, 10(\frac{61.53^\circ}{60^\circ})] + \min [15, 15(\frac{0.5mW}{0.125mW})] = 80 \end{aligned}$$

VII. Conclusion

After this project, I think that it is not easy to match all specifications. I redesigned and modified my circuit many times because when my design met some requirements, some other requirements are unmatched. The single-stage op amplifier is not two-stage op amplifier, it is not difficult to get high gain in two-stage op amplifier. If I want to get high gain in single-stage, I must focus on cascode design. At first, my gain value was only 43dB, so I added a two NMOS into the circuit to increase the gain. As a result of the current unmatched, I spent several days to modify it and succeeded. I am glad that I can learn much more simulation skills and use the knowledge what I learn in this class when I do this project.

VIII. Reference

- Class notes in elearning
- Design of Analog CMOS Integrated Circuits 2nd Edition, by Behzad Razavi, McGraw-Hill, 2017.