# LAB3 GRP7 SESS202 REPORT

## VHDL SOURCE CODE 1: TOP LEVEL STRUCTURAL

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity LogicalStep Lab3 top is port (
   clkin 50
                            std_logic;
                    : in
       pb
                                            std logic vector(3 downto 0);
                              : in std_logic_vector(7 downto 0); -- The switch inputs
       SW
                      : out std logic vector(7 downto 0); -- for displaying the switch content
   leds
   seg7 data : out std logic vector(6 downto 0); -- 7-bit outputs to a 7-segment
       seg7 char1 : out
                             std logic;
                                                                                           -- seq7
digi selectors
      seg7 char2 : out
                          std logic
                                                                                           -- seg7
digi selectors
end LogicalStep Lab3 top;
architecture Energy Monitor of LogicalStep Lab3 top is
-- Components Used
component fourbitcomparator port(
       bitA0, bitA1, bitA2, bitA3, bitB0, bitB1, bitB2, bitB3 : in std logic;
              : out std_logic;
: out std_logic;
       AGTB
       AEQB
              : out std logic
       ALTB
       );
end component;
component SevenSegment port ( -- converts a 4-bit number to 7 bit-number to be use for the 7-
segment display
                      : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed
  hex
             : out std logic vector(6 downto 0) -- 7-bit outputs to a 7-segment
  sevenseg
  );
end component;
component segment7 mux port ( -- the mux to turn the 2 7-segment display on simultaneously
               clk : in std_logic :='0';
               DIN2
                      : in std_logic_vector(6 downto 0);
                      : in std logic vector(6 downto 0);
               DTN1
                    : out std logic vector(6 downto 0);
                    : out std_logic;
: out std_logic
               DIG2
               DIG1
               );
end component;
component EnergyControl is port (
       CurrentGreater, CurrentEqual, CurrentSmaller : in std logic;
       DoorWindowOpenControl : in std logic vector(2 downto \overline{0}); -- our push buttons
       -- remember it is active low, so 0 means door open
       --Fdoor->pb2 window->pb1 Bdoor ->pb0
       --Fdoor-> led6 window->led5, Bdoor -> led4
       FurnaceON: out std_logic; -- 1 if on
       SystemAtTemp: out std logic; -- 1 if on
       ACON: out std logic; -- 1 if on
```

```
BlowerON: out std logic; -- 1 if on
      DoorWindowOpenOutput: out std_logic_vector(2 downto 0)-- 1 if on
end component;
_____
signal Current_Temp : std_logic_vector(3 downto 0); -- represents the current Temp
signal Desired_Temp : std_logic_vector(3 downto 0); -- represents the desired temp
signal GT, EQ, LT : std logic;
signal sevenseg_Current_Temp, sevenseg_Desired_Temp : std_logic_vector(6 downto 0); -- the signal
that goes directly into the sevenseg mux
---- input from our switches for temperature -----
Current_Temp <= sw(7 downto 4); -- left side input</pre>
Desired Temp <= sw(3 downto 0); -- right side input</pre>
----- comparing Current Temp to Desired Temp -----
     INST1: fourbitcomparator port
map(Current_Temp(0),Current_Temp(1),Current_Temp(2),Current_Temp(3),
      Desired Temp(0), Desired Temp(1), Desired Temp(2), Desired Temp(3),
      GT, EQ, LT); -- a bit inefficient in terms of amount if input, but does the job
                            -- could be cleaner
-----DISPLAYING THE TEMPS-----
      INST2: SevenSegment port map(Current_Temp, sevenseg_Current_Temp);
      INST3: sevenSegment port map(Desired_Temp, sevenseg_Desired_Temp);
      sevenseg_Desired_Temp, seg7_data, seg7_char1, seg7_char2);
----END OF DISPLAYING-----
-----CONTROLLING THE outputs using our Energy Control component-----
      INST5: EnergyControl port map(GT, EQ, LT, pb(2 downto 0), leds(0), leds(1), leds(2),
leds(3), leds(6 downto 4) );
end Energy Monitor;
```

# VHDL SOURCE CODE 2: 1-BIT COMPARATOR

#### VHDL SOURCE CODE 3: 4-BITS COMPARATOR

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
entity FourBitComparator is port (
        bitA0, bitA1, bitA2, bitA3, bitB0, bitB1, bitB2, bitB3 : in std logic;
               : out std_logic;
        AEOB
               : out std logic;
              : out std_logic
        ALTB
end FourBitComparator;
architecture Behavioural of FOurBitComparator is
component SingleBitComparator port(
       bit1 : in std_logic;
                : in std logic;
       bit2
               : out std_logic;
: out std_logic;
        αt
        et
              : out std logic
);
end component;
signal A3LTB3, A3GTB3, A3EQB3, A2LTB2, A2GTB2, A2EQB2, A1LTB1, A1GTB1, A1EQB1, A0LTB0, A0GTB0,
A0EQB0 : std logic;
signal ALTB signal , AEQB signal , AGTB signal : std logic;
Begin
        INST1: SingleBitComparator port map(bitA0, bitB0, A0GTB0,A0EQB0, A0LTB0);
        INST2: SingleBitComparator port map(bitA1, bitB1, A1GTB1,A1EQB1, A1LTB1);
INST3: SingleBitComparator port map(bitA2, bitB2, A2GTB2,A2EQB2, A2LTB2);
        INST4: SingleBitComparator port map(bitA3, bitB3, A3GTB3,A3EQB3, A3LTB3);
        -- equal if all 4 bits compare to equal
        AEQB signal <= A3EQB3 and A2EQB2 and A1EQB1 and A0EQB0;
        -- greater if all bits compared early are equal and this bit comparing is bigger
        AGTB_signal <= (A3GTB3) or (A3EQB3 and A2GTB2) or (A3EQB3 and A2EQB2 AND A1GTB1) OR
(A3EQB3 AND A2EQB2 AND A1EQB1 AND A0GTB0);
        --else....
       ALTB <= not(AEQB_signal OR AGTB_signal);
        -- just setting the other signal to the real output
        AEQB <= AEQB_signal;</pre>
        AGTB <= AGTB signal;
end Behavioural;
```

#### VHDL SOURCE CODE 4: ENERGY CONTROL


end Behaviour;

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity EnergyControl is port (
       CurrentGreater, CurrentEqual, CurrentSmaller : in std logic;
       {\tt DoorWindowOpenControl: in std\_logic\_vector(2 downto 0); -- our push buttons}
        -- remember it is active low, so 0 means door open
       FurnaceON: out std logic; -- 1 if on
       SystemAtTemp: out std_logic;-- 1 if on
       ACON: out std logic; -- 1 if on
       BlowerON: out std logic; -- 1 if on
       DoorWindowOpenOutput: out std logic vector(2 downto 0) -- 1 if on
end EnergyControl;
architecture Behaviour of EnergyControl is
       signal isolatedSystem: std_logic; --- 1 if it is isolated
begin
        -- hooking up the PB to LEDS to show if anything is open
       DoorWindowOpenOutput(0) <= not DoorWindowOpenControl(0);</pre>
       DoorWindowOpenOutput(1) <= not DoorWindowOpenControl(1);</pre>
       DoorWindowOpenOutput(2) <= not DoorWindowOpenControl(2);</pre>
       -- check if everything is shut
       isolatedSystem <= DoorWindowOpenControl(0) AND DoorWindowOpenControl(1) AND</pre>
DoorWindowOpenControl(2);
        -- check if blower should be on
       BlowerON <= (CurrentGreater or CurrentSmaller) AND (isolatedSystem);</pre>
       -- check if AC should be on
       ACON <= (CurrentGreater) AND (isolatedSystem);
       -- check if Furnace should be on
       FurnaceON <= (CurrentSmaller) AND (isolatedSystem);</pre>
       --check if current temperature is equal
       SystemAtTemp <= (CurrentEqual);</pre>
```

TABLE1: COMPARATOR TRUTH TABLE


Comparison Inputs from 1-Bit Comparators												4-Bit Comparator Outputs		
A3 <b3< th=""><th>A3=B3</th><th>A3&gt;B3</th><th>A2<b2< th=""><th>A2=B2</th><th>A2&gt;B2</th><th>A1<b1< th=""><th>A1=B1</th><th>A1&gt;B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0&gt;B0</th><th>A<b< th=""><th>A=B</th><th>A&gt;B</th></b<></th></b0<></th></b1<></th></b2<></th></b3<>	A3=B3	A3>B3	A2 <b2< th=""><th>A2=B2</th><th>A2&gt;B2</th><th>A1<b1< th=""><th>A1=B1</th><th>A1&gt;B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0&gt;B0</th><th>A<b< th=""><th>A=B</th><th>A&gt;B</th></b<></th></b0<></th></b1<></th></b2<>	A2=B2	A2>B2	A1 <b1< th=""><th>A1=B1</th><th>A1&gt;B1</th><th>A0<b0< th=""><th>A0=B0</th><th>A0&gt;B0</th><th>A<b< th=""><th>A=B</th><th>A&gt;B</th></b<></th></b0<></th></b1<>	A1=B1	A1>B1	A0 <b0< th=""><th>A0=B0</th><th>A0&gt;B0</th><th>A<b< th=""><th>A=B</th><th>A&gt;B</th></b<></th></b0<>	A0=B0	A0>B0	A <b< th=""><th>A=B</th><th>A&gt;B</th></b<>	A=B	A>B
0	0	1	Х	Х	X	Х	Х	Х	Х	Х	Х	0	0	1
1	0	0	Х	Х	X	Х	Х	Х	Х	Х	Х	1	0	0
0	1	0	0	0	1	Х	Х	Х	Х	Х	Х	0	0	1
0	1	0	1	0	0	Х	Х	Х	Х	Х	Х	1	0	0
0	1	0	0	1	0	0	0	1	Х	Х	Х	0	0	1
0	1	0	0	1	0	1	0	0	Х	Х	Х	1	0	0
0	1	0	0	1	0	0	1	0	0	0	1	0	0	1
0	1	0	0	1	0	0	1	0	1	0	0	1	0	0
0	1	0	0	1	0	0	1	0	0	1	0	0	1	0

## GRAPH1: SIMULATION1 where HEXA = 1



## GRAPH2: SIMULATION2 where HEXA = 2


Simulation Waveform Editor - Nr/ECE124/ECE124Lab3/LogicalStep\_Lab3 - LogicalStep\_Lab3\_top - [LogicalStep\_Lab3\_20180206111833.sim.vvvf (Read-Only)]
File Edit View Simulation Help




## GRAPH3: SIMULATION3 where HEXA = 5

Simulation Waveform Editor - Nr/ECE124/ECE124Lab3/LogicalStep\_Lab3 - LogicalStep\_Lab3\_top - [LogicalStep\_Lab3\_20180206111941.sim.vwf (Read-Only)]


File Edit Vew Simulation Help •



## GRAPH4: SIMULATION4 where HEXA = 8



#### GRAPH5: RTL OF TOP LEVEL DESGIN



## **GRAPH6: TOTAL DESIGN LOGIC ELEMETNS**

Flow Status Successful - Sun Mar 04 14:56:21 2018

Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition

Revision Name LogicalStep\_Lab3\_top
Top-level Entity Name LogicalStep\_Lab3\_top

Family MAX 10

Device 10M08SAE144C8G

Timing Models Final

Total logic elements 43 / 8,064 ( < 1 % )

Total combinational functions 43 / 8,064 ( < 1 % )

Dedicated logic registers 11 / 8,064 ( < 1 % )

Total registers 11

Total pins 30 / 101 ( 30 % )

Total virtual pins 0

Total memory bits 0 / 387,072 ( 0 % )
Embedded Multiplier 9-bit elements 0 / 48 ( 0 % )
Total PLLs 0 / 1 ( 0 % )
UFM blocks 0 / 1 ( 0 % )
ADC blocks 0 / 1 ( 0 % )