ECE-124 Lab-4 Submission Form – Winter	2018				
Demo		Lab4 Report			
GROUP NUMBER:	Out of 10	Out of 1	0		
SESSION NUMBER: 202	A				
Partner A: Vi Fan Yu 97340	n Luce	. .			
Partner A: Vi Fan Yu Yf3 Yu Partner B: Dagvang Ruan dz ruan LAB4 DESIGN DEMO	10	arks otted	Α	В	
Target V value on Digit2 (pb2 Of	FF)	1	F	١	
Target X value on Digit1 (pb3 OFF); Target Y value on Digit2 (pb2 Of		1	1	1	
X-Motion/Y-Motion has changing values on Digit1/Digit2		1	1	1	
Extender enabled only at Target co-ordinates		1	1	1	
Extender Position shown on leds[7:4] Grappler enabled only at Fully Extended Extender (Grappler-led[3])	1	1	١	
System Error when X/Y Motion with Extender not retracted		1	1	1	
System Error Cleared when Extender is retracted.		1	ı	t	
DISCUSSION: Comment on your VHDL Implementation?		3	3	3	
LAB4 DEMO MARK	Ou	t of 10	10	10	
LAB4 DESIGN REPORT (see rubric on LEARN for details)		Marks TI Allotted		EAM	
Structural VHDL for Top Level VHDL file (only instances and connections) — no gexcept in instance input fields	ates	2			
simulation of 8bit Shift Register and 8 bit Binary Counter in both directions		2			
state Diagrams of Mealy SM, Moore SM1, MooreSM2 machines		2			
Mealy Form for Mealy SM; Moore form for Moore SM1, Sm2		2			
itter Report on Resources Utilization by Entity (Logic Cells each)		2			
elay in Report Submission (-1 per day) x number of days:					
LAB4 REPORT MARK	0	ut of 10			

LAB4 GRP7 SESS202 REPORT

VHDL SOURCE CODE 1: TOP LEVEL STRUCTURAL

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric std.ALL;
ENTITY LogicalStep_Lab4_top IS
   PORT
                   : in std_logic;
   clkin_50
                                    : in std_logic;
        rst_n
   pb : in std_logic_vector(3 downto 0);
sw : in std_logic_vector(7 downto 0); -- The switch inputs
leds : out std_logic_vector(7 downto 0); -- for displaying the switch content
seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
         seg7_char1 : out std_logic;
digi selectors
        -- seg7
digi selectors
        );
END LogicalStep_Lab4_top;
```

```
ARCHITECTURE SimpleCircuit OF LogicalStep Lab4 top IS
COMPONENT SevenSegment is port (
  hex : in std_logic_vector(3 downto 0); -- The 4 bit data to be displayed sevenseg : out std_logic_vector(6 downto 0) -- 7-bit outputs to a 7-segment
end COMPONENT;
COMPONENT segment7 mux is
  port (
                      : in std logic := '0';
          clk
                                : in std_logic_vector(6 downto 0);
                         DIN2
                         DTN1
                                        : in std logic vector(6 downto 0);
                         DOUT
                                               : out std logic vector(6 downto 0);
                                                : out std_logic;
: out std_logic
                         DIG2
                         DIG1
        );
end COMPONENT;
COMPONENT MealyStatemachine IS
Port(
clk input, resetButton : IN std logic;
X EQ, X GT, X LT : IN std logic; --comparing DESIRED TO ACTUAL
Y_EQ, Y_GT, Y_LT : IN std_logic; --comparing DESIRED TO ACTUAL extenderOut : IN std_logic;
X MOTION, Y MOTION : IN std logic;
X_Clk_en, X_UPorDOWN: OUT std_logic;
Y Clk en, Y UPorDOWN: OUT std logic;
ExtenderEnable: OUT std logic;
isError : OUT std logic
END COMPONENT;
COMPONENT Bin Counter4bit is port
(
                Main clk
                                                : in std logic;
                                                : in std_logic := '0';
                rst_n
                                : in std_logic := '0';
: in std_logic := '0';
                clk en
                up1_down0
                counter bits : out std logic vector(3 downto 0)
) ;
end COMPONENT;
COMPONENT FourBitComparator is port (
       bitAO, bitA1, bitA2, bitA3, bitBO, bitB1, bitB2, bitB3 : in std logic;
              : out std logic;
        AEQB : out std_logic;
        ALTB
               : out std logic
       );
end COMPONENT;
COMPONENT Grappler IS Port (
clk input, rst n, controlButton, enable
                                                                                         : IN
std logic;
grappleControl
               : OUT std logic
);
end COMPONENT;
```

```
COMPONENT Bidir_shift_reg is port
                    : in std logic :='0';
      RESET n: in std logic :='0';
       CLK_EN : in std_logic :='0';
      LEFT0_RIGHT1 : in std_logic :='0';
                   : OUT std logic vector(3 downto 0)
);
end COMPONENT;
COMPONENT Extender IS Port
(
clk input, rst n, controlButton, enable
                                                                             : IN
std \overline{logic};
currentShiftValue
            : IN std logic vector(3 downto 0);
bitShifting, extenderOut, bitShiftDirection, grapplerEnable
                                                                     : OUT std logic
END COMPONENT;
COMPONENT mux is port (
  hex_in1, hex_in2 : in std_logic_vector(6 downto 0);
      mux select :in std logic;
      hex out:
                  out std_logic_vector(6 downto 0)
end COMPONENT;
COMPONENT muxSingle is port (
  hex_in1, hex_in2 : in std_logic;
      mux select :in std logic;
                  out std logic
      hex out:
end COMPONENT;
COMPONENT FlashCounter is port
       (
                                    : in std_logic;
: in std_logic := '0';
              Main clk
              rst_n
              counter_bits : out std_logic
      );
       end COMPONENT;
```


```
______
                      STM
                                                                           : boolean := FALSE;
       -- set to TRUE for simulation runs otherwise keep at 0.
                                                 : INTEGER := 26; -- size of vectors
  CONSTANT CLK DIV SIZE
for the counters
  SIGNAL
             Main Clk
                                                                   : STD_LOGIC;
      -- main clock to drive sequencing of State Machine
                                                            : UNSIGNED(CLK_DIV_SIZE-1 downto 0);
       SIGNAL bin_counter
-- := to_unsigned(\overline{0},CLK_DIV_SIZE); -- reset binary counter to zero
       SIGNAL XTARGET7seg, YTARGET7seg : std_logic_vector(6 downto 0);
       SIGNAL XCURRENT, YCURRENT : std logic vector(3 downto 0);
       SIGNAL XCURRENT7seg, YCURRENT7seg : std_logic_vector(6 downto 0);
       SIGNAL XMUX7seg, YMUX7seg: std logic vector(6 downto 0);
       SIGNAL XTargLTCurr, XTargEQCurr, XTargGTCurr : std_logic; SIGNAL YTargLTCurr, YTargEQCurr, YTargGTCurr : std_logic;
       SIGNAL bitShiftDirControl, bitShiftEnable : std_logic;
       SIGNAL currentShiftValue : std logic vector(3 downto 0);
       SIGNAL extenderOutSignal : std logic;
       SIGNAL X_ClockEnable, Y_ClockEnable : std_logic;
       SIGNAL X_Direction, Y_Direction : std_logic;
       SIGNAL GrappleEnableSignal : std_logic;
       SIGNAL extenderEnableSignal : std logic;
       SIGNAL ERROR7seg, NOTHING7seg, ERROR7segOutput : std_logic_vector(6 downto 0); SIGNAL X_ERROR_AND_VALUE7seg, Y_ERROR_AND_VALUE7seg:std_logic_vector(6 downto 0);
       SIGNAL ERROR : std logic;
       SIGNAL MUX CLOCK : std logic;
       SIGNAL FLASH: std logic;
```

```
-- CLOCKING GENERATOR WHICH DIVIDES THE INPUT CLOCK DOWN TO A LOWER FREQUENCY
BinCLK: PROCESS(clkin_50, rst_n) is
              IF (rising_edge(clkin_50)) THEN -- binary counter increments on rising clock edge
        bin counter \leq bin counter + 1;
     END IF;
  END PROCESS;
Clock Source:
                            Main Clk <=
                            clkin 50 when sim = TRUE else
                                                                              -- for
simulations only
                            std_logic(bin_counter(23));
              -- for real FPGA operation
leds (7 downto 4) <= currentShiftValue (3 downto 0);</pre>
leds (0) <= ERROR;</pre>
ERROR7seg <= "1111001";
NOTHING7seg <= "0000000";
______
INST1XTARGET: SevenSegment PORT MAP (sw(7 downto 4),XTARGET7Seg);
INST2YTARGET: SevenSegment PORT MAP (sw(3 downto 0),YTARGET7Seg);
INST11XCURRENT: SevenSegment PORT MAP (XCURRENT, XCURRENT7seg);
INST12YCURRENT: SevenSegment PORT MAP (YCURRENT, YCURRENT7seg);
INST13MUX X:mux PORT MAP (
   XCURRENT7seg, XTARGET7Seg,
       pb(3),
       XMUX7seg);
INST14MUX_Y:mux PORT MAP (
   YCURRENT7seg, YTARGET7Seg,
       pb(2),
       YMUX7seg);
INST15X MUX ERROR :mux PORT MAP (
   XMUX7seg, ERROR7segOutput,
       ERROR,
       X ERROR AND VALUE7seg);
INST16Y MUX ERROR :mux PORT MAP (
   YMUX7seg, ERROR7segOutput,
       ERROR,
       Y ERROR AND VALUE7seg);
INST18ERROR AND_NOTHING: mux PORT MAP(
       ERROR7seg, NOTHING7seg,
       FLASH,
       ERROR7segOutput);
```


```
INST19FLASH: FlashCounter PORT MAP
                std logic(bin counter(23)),
                rst_n,
                '1',
                '1',
                FLASH
        );
INST3: segment7_mux PORT MAP (clkin_50, X_ERROR_AND_VALUE7seg(6 downto 0),
Y_ERROR_AND_VALUE7seg(6 downto 0), seg7_data(6 downto 0), seg7_char1, seg7_char2);
INST4X: Bin_Counter4bit PORT MAP (Main_Clk,rst_n,X_ClockEnable,X_Direction,XCURRENT(3 downto 0)
INST5Y: Bin_Counter4bit PORT MAP (Main_Clk,rst_n, Y_ClockEnable,Y_Direction,YCURRENT(3 downto 0)
INST6X: FourBitComparator PORT MAP (
        sw(4),sw(5), sw(6), sw(7),
XCURRENT(0), XCURRENT(1), XCURRENT(2), XCURRENT(3),
        XTargGTCurr, XTargEQCurr, XTargLTCurr);
INST7Y: FourBitComparator PORT MAP (
        sw(0),sw(1), sw(2), sw(3),
YCURRENT(0), YCURRENT(1), YCURRENT(2), YCURRENT(3),
YTargGTCurr, YTargEQCurr, YTargLTCurr);
INST8GrapplerSM: Grappler PORT MAP (Main Clk, rst n, pb(0), GrappleEnableSignal, leds(3));
INST9: Bidir shift reg PORT MAP(
       Main Clk, rst_n,
        bitShiftEnable, bitShiftDirControl,
        currentShiftValue (3 downto 0) );
INST10: Extender PORT MAP (
        Main Clk, rst n, pb(1), extenderEnableSignal,
        currentShiftValue(3 downto 0),
        bitShiftEnable, extenderOutSignal, bitShiftDirControl, GrappleEnableSignal
);
INSTMEALY: MealyStatemachine PORT MAP (
Main Clk, rst n,
XTargEQCurr, XTargGTCurr, XTargLTCurr,
YTargEQCurr, YTargGTCurr, YTargLTCurr,
 extenderOutSignal,
pb(3), pb(2),
X ClockEnable, X Direction,
Y ClockEnable, Y Direction,
extenderEnableSignal,
ERROR
);
 -- INST13ERROR MUX: mux PORT MAP (ERROR7seg,
```

END SimpleCircuit;


Simulation 1: 8-Bits Shift Register




Simulation 2: 8-Bits Counter




State Diagram 1 Mealy State Machine



State Diagram 2: Extender Moore State Machine



State Diagram 3: Grappler Moore State Machine



Form of the SM

STATE MACHINE 1: MEALY

```
] library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
Entity MealyStatemachine IS Port
clk input, resetButton : IN std logic;
X EQ, X GT, X LT : IN std logic; --comparing DESIRED TO ACTUAL
Y_EQ, Y_GT, Y_LT : IN std_logic; --comparing DESIRED TO ACTUAL
extenderOut : IN std logic;
X MOTION, Y MOTION : IN std logic;
X Clk en, X UPorDOWN: OUT std logic;
Y Clk en, Y UPorDOWN: OUT std logic;
ExtenderEnable: OUT std logic;
isError : OUT std_logic := '0'-- need to put that somewhere
);
END ENTITY;
Architecture behaviour of MealyStatemachine is
-- state for the X control and Y control
TYPE STATE IS (XMOVE, STOP, YMOVE, BOTHMOVE, ERROR);
SIGNAL current state, next state : STATE; -- our signal for currentState and nextSate
BEGIN
--State Machine:
 ______
 -----CONTROL FOR X------
-- REGISTER LOGIC PROCESS:
Register Section: PROCESS (clk input, resetButton, next state) -- this process synchronizes the
activity to a clock
BEGIN
      IF (resetButton = '0') THEN
             current_state <= STOP;</pre>
      ELSIF(rising_edge(clk_input)) THEN
             current state <= next State;
      END IF;
END PROCESS;
```

```
-- TRANSITION LOGIC PROCESS
Transition_Section: PROCESS (current_state, X_EQ, X_GT, X_LT,Y_EQ, Y_GT,
Y_LT, extenderOut, X_MOTION, Y_MOTION)
BEGIN
     CASE current_state IS
           \mbox{--switching}\ \mbox{states}\ \mbox{depending}\ \mbox{on}\ \mbox{the value}\ \mbox{of}\ \mbox{the comparaison}
          WHEN STOP =>
                                   IF( X EQ = '0' AND Y EQ = '0' AND (X MOTION='0') AND (Y MOTION='0')
and extenderout = '0') THEN
                                            -- both are bigger or smaller AND we ve got both buttons at
active low
                                            next_state <= BOTHMOVE;</pre>
                                   ELSIF((X GT='1' or X LT='1') AND (X MOTION='0') and extenderout = \frac{1}{2}
'0' ) THEN
                                            next state <= XMOVE;</pre>
                                   ELSIF((Y_GT='1' or Y_LT='1') AND (Y_MOTION='0') and extenderout =
'0' ) THEN
                                            next_state <= YMOVE;</pre>
                                   ELSIF( (X_EQ = '0' \text{ or } Y_EQ = '0') and ((X_MOTION='0') \text{ or } Y_EQ = '0')
(Y MOTION='0')) and extenderOut = '1') \overline{\text{THEN}}
                                            next_state <= ERROR;</pre>
                                   ELSE
                                            next_state <= STOP;</pre>
                                   END IF;
          WHEN XMOVE =>
                                   IF( X EQ = '1') THEN
                                            next_state <= STOP;</pre>
                                   ELSE
                                            next state <= XMOVE;</pre>
                                    END IF;
          WHEN YMOVE =>
                                   IF ( Y EQ = '1') THEN
                                            next state <= STOP;</pre>
                                   ELSE
                                            next_state <= YMOVE;</pre>
```

END IF;

```
WHEN BOTHMOVE =>
                                 IF(Y_EQ = '1' and X_EQ = '1') THEN
                                         next_state <= STOP;</pre>
                                 ELSIF(Y_EQ = '1' and X_EQ = '0') THEN
                                         next_state <= XMOVE;</pre>
                                 ELSIF(Y_EQ = '0' and X_EQ = '1') THEN
                                         next state <= YMOVE;</pre>
                                 ELSE
                                        next_state <= BOTHMOVE;</pre>
                                 END IF;
                         WHEN ERROR =>
                                 IF( extenderOut = '0') THEN
                                        next_state <= STOP;</pre>
                                        next_state <= ERROR;</pre>
                                 END IF;
                         WHEN OTHERS =>
                                next_state <= STOP;</pre>
                         END CASE;
 END PROCESS;
-- DECODER SECTION PROCESS
Decoder_Section: PROCESS (current_state, X_EQ, X_GT, X_LT,Y_EQ, Y_GT, Y_LT,extenderOut,X_MOTION,
Y_MOTION)
        CASE current_state IS
                WHEN STOP =>
                                 X CLK en <= '0';</pre>
                                 Y_CLK_en <= '0';
isError <= '0';
                         IF (X_EQ='1'AND Y_EQ='1') THEN
                                 ExtenderEnable <= '1';</pre>
                         ELSE
                                ExtenderEnable <= '0';</pre>
                         END IF;
                WHEN XMOVE =>
```

IF (X GT='1') THEN

BEGIN

```
X_CLK_en <= '1';</pre>
                X_UPorDOWN <= '1';</pre>
        ELSIF (X_LT = '1') THEN
         -- count forward
                X CLK en <= '1';</pre>
                X UPorDOWN <= '0';
        ELSE
                X CLK en <= '0';</pre>
        END IF;
WHEN YMOVE =>
        Y_CLK_en <= '0';
        IF (Y_GT='1') THEN
         -- count backward
Y_CLK_en <= '1';
                Y UPOrDOWN <= '1';
        ELSIF (Y LT = '1') THEN
         -- count forward
                Y_CLK_en <= '1';
                Y_UPorDOWN <= '0';
        ELSE
                Y_CLK_en <= '0';
        END IF;
WHEN BOTHMOVE =>
        IF (X GT='1') THEN
                X_CLK_en <= '1';
X_UPorDOWN <= '1';</pre>
        ELSIF (X LT = '1') THEN
         -- count forward
                X_CLK_en <= '1';</pre>
                X_UPorDOWN <= '0';
        ELSE
                X_CLK_en <= '0';</pre>
        END IF;
        IF (Y GT='1') THEN
         -- count backward
                Y_CLK_en <= '1';
                Y UPorDOWN <= '1';
        ELSIF (Y_LT = '1') THEN
         -- count forward
                Y_CLK_en <= '1';
                Y UPOrDOWN <= '0';
```

END PROCESS;

END ARCHITECTURE behaviour;

STATE MACHINE 2: FXTENDER MOORE

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric_std.all;
Entity Extender IS Port
clk_input, rst_n, controlButton, enable
                                                                                   : IN
std logic;
currentShiftValue
              : IN std logic vector(3 downto 0);
bitShifting, extenderOut, bitShiftDirection, grapplerEnable
                                                                          : OUT std logic
);
END ENTITY;
Architecture SM of Extender is
TYPE STATE NAMES IS (RETRACTED, EXTENDING1, EXTENDING2, EXTENDING3, FULLYEXTENDED); -- list all
the STATE NAMES values
SIGNAL current state, next state : STATE NAMES;
                                                            -- signals of type STATE NAMES
 BEGIN
 --State Machine:
-- REGISTER LOGIC PROCESS:
Register_Section: PROCESS (clk_input, rst_n, next_state) -- this process synchronizes the
activity to a clock
BEGIN
       IF (rst n = '0') THEN
               current state <= RETRACTED;
       ELSIF(rising_edge(clk_input)) THEN
              current state <= next State;
       END IF;
END PROCESS;
-- TRANSITION LOGIC PROCESS
Transition_Section: PROCESS ( current_state,controlButton, enable, currentShiftValue)
BEGIN
CASE current state IS
         WHEN RETRACTED =>
                              IF(controlButton = '0' AND enable = '1') THEN
                                     next state <= EXTENDING1;</pre>
                                     next_state <= RETRACTED;</pre>
                              END IF;
         WHEN EXTENDING1 =>
                              IF(currentShiftValue = "0000") THEN
                                     next state <= EXTENDING2;</pre>
                              ELSIF (currentShiftValue = "1000") THEN
```

```
next state <= RETRACTED;</pre>
                                 ELSE
                                         next state <= EXTENDING1;</pre>
                                 END IF;
         WHEN EXTENDING2 => --forward stays here twice
                                 IF(currentShiftValue = "1000") THEN
                                        next state <= EXTENDING3;</pre>
                                 ELSIF(currentShiftValue = "1110") THEN
                                         next state <= EXTENDING1;</pre>
                                 ELSE
                                         next_state <= EXTENDING2;</pre>
                                 END IF;
         WHEN EXTENDING3 =>
                                 IF(currentShiftValue = "1110") THEN
                                        next state <= FULLYEXTENDED;</pre>
                                 ELSIF(currentShiftValue = "1111") THEN
                                         next state <= EXTENDING2;</pre>
                                 ELSE
                                         next_state <= EXTENDING3;</pre>
                                 END IF;
         WHEN FULLYEXTENDED =>
                                 IF(controlButton = '0' AND enable = '1') THEN
                                        next state <= EXTENDING3;</pre>
                                 ELSE
                                         next_state <= FULLYEXTENDED;</pre>
                                 END IF;
                        WHEN OTHERS =>
             next state <= RETRACTED;</pre>
                END CASE;
END PROCESS;
-- DECODER SECTION PROCESS
Decoder Section: PROCESS (current state, controlButton, enable, currentShiftValue)
BEGIN
     CASE current state IS
         WHEN RETRACTED =>
                                 bitShifting <= '0';</pre>
                                 extenderOut<= '0';
                                 grapplerEnable <= '0';</pre>
                                 bitShiftDirection <= '1';</pre>
         WHEN EXTENDING1 =>
                                 bitShifting <= '1';</pre>
                                 extenderOut<= '1';
                                 grapplerEnable <= '0';</pre>
         WHEN EXTENDING2 =>
                                 bitShifting <='1';</pre>
                                 extenderOut<= '1';
                                 grapplerEnable <= '0';</pre>
         WHEN EXTENDING3 =>
                                 bitShifting <= '1';</pre>
                                 extenderOut<= '1';
                                 grapplerEnable <= '0';</pre>
         WHEN FULLYEXTENDED =>
                                bitShifting <= '0';
                                 extenderOut<= '1';
                                 grapplerEnable <= '1';</pre>
                                 bitShiftDirection <= '0';</pre>
```

WHEN others =>

bitShifting <= '0';
extenderOut<= '0';
grapplerEnable <= '0';
bitShiftDirection <= '1';</pre>

END CASE;
END PROCESS;

END ARCHITECTURE SM;

STATE MACHINE 3: GRAPPLER MOORE

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
Entity Grappler IS Port
clk input, rst_n, controlButton, enable
                                                                    : IN std logic;
grappleControl
              : OUT std logic
):
END ENTITY;
Architecture STATEMACHINE of Grappler is
TYPE STATE NAMES IS (STOP, GRAPPLE); -- list all the STATE NAMES values
SIGNAL current state, next state : STATE NAMES;
                                                        -- signals of type STATE NAMES
 BEGIN
 --State Machine:
-- REGISTER LOGIC PROCESS:
Register Section: PROCESS (clk input, rst n, next state) -- this process synchronizes the
activity to a clock
BEGIN
       IF (rst_n = '0') THEN
              current state <= STOP;
       ELSIF(rising edge(clk input)) THEN
              current_state <= next_State;</pre>
END PROCESS;
-- TRANSITION LOGIC PROCESS
Transition Section: PROCESS (current state, controlButton, enable)
BEGIN
    CASE current_state IS
         WHEN STOP =>
                              IF( controlButton = '0' AND enable= '1' ) THEN --pressed
                                    next_state <= GRAPPLE;</pre>
                              ELSE
                                     next state <= STOP;
                              END IF;
                       WHEN GRAPPLE =>
                              IF( controlButton = '0' OR enable= '0') THEN --pressed
                                    next_state <= STOP;</pre>
                                     next state <= GRAPPLE;
                              END IF;
             next_state <= STOP;</pre>
       END CASE;
```

Difference between a Mealy and a Moore

The output of a Mealy machine is dependent on both the input and the current state while the output of a Moore machine is only dependent on the current state.

Fitter Report on Resources Utilization by Entity

Fitter Resource Utilization by Entity									
	Compilation Hierarchy Node	Logic Cells	Dedicated Logic Registers	VO Registers	Memory Bits				
1	✓ LogicalStep_Lab4_top	153 (25)	48 (24)	0 (0)	0				
1	Bidir_shift_reg:INST9	4 (4)	4 (4)	0 (0)	0				
2	Bin_Counter4bit:INST4X	7 (7)	4 (4)	0 (0)	0				
3	Bin_Counter4bit:INST5Y	6 (6)	4 (4)	0 (0)	0				
4	Extender:INST10	16 (16)	5 (5)	0 (0)	0				
5	FlashCounter:INST19FLASH	1 (1)	1 (1)	0 (0)	0				
6	FourBitComparator:INST6X	6 (6)	0 (0)	0 (0)	0				
7	FourBitComparator:INST7Y	4 (4)	0 (0)	0 (0)	0				
8	Grappler:INST8GrapplerSM	2 (2)	1 (1)	0 (0)	0				
9	MealyStatemachine:INSTMEALY	34 (34)	5 (5)	0 (0)	0				
10	SevenSegment:INST11XCURRENT	7 (7)	0 (0)	0 (0)	0				
11	SevenSegment:INST12YCURRENT	7 (7)	0 (0)	0 (0)	0				
12	SevenSegment:INST1XTARGET	7 (7)	0 (0)	0 (0)	0				
13	SevenSegment:INST2YTARGET	7 (7)	0 (0)	0 (0)	0				
14	segment7_mux:INST3	22 (22)	0 (0)	0 (0)	0				