

SIMULATION OF GRAVITATION

Student Name: Yiğit Türkmen

Department: EE & Phys

ID: 22102518

Course Code: EEE-102

Section: 01

Video Link:


https://www.youtube.com/watch?v=3TJQeo8Bq1s&t=5s&ab_channel=Yi%C4%9FitT%C3%BCrkmen

Description of the project:

In this project, the aim was creating gravity simulation up to 32 particles by showing it on VGA monitor using only FPGA and VHDL. However, even though simulations were accurate and convenient, monitor didn't show that particles moving because, my board Basys-3 was not suitable for to do all calculations there was not enough hardware in Basys-3 for this purpose. However, I simulated the same simulation with exactly same logic using python and expected results can be seen in the video. Since very few pages report is wanted I don't go into details in the report, I think I explained very well in the video.

Design of the Project:

My design includes two main modules: ComputationEngine and VisualInterface.




RTL schematic.

ComputationEngine (1):

Role of computatioEngine is calculating and updating new positions of particles and then sending updated collectionList to the VisualInterface.

StateMachine:

I used state machine for this purpose which is shown below. I explained it in the video.



1.1 AccelerationCalculator:

This component was responsible for calculating acceleration occurred on i by j. Floating point ip cores were responsible for this purpose.

```
for (i = 0; i < N; i++) {
    for (j = 0; j < N; j++) {
        if (j != i) {


            rx = p[j].x - p[i].x;
            ry = p[j].y - p[i].y;
            rz = p[j].z - p[i].z;

            dd = rx*rx + ry*ry + rz*rz + EPS;
            d = 1 / sqrtf(dd * dd * dd);


            s = p[j].m * d;

            a[i].x += rx * s;
            a[i].y += ry * s;
            a[i].z += rz * s;
        }
    }
}</pre>
```

One iteration of this pseudo-code is what AccelerationCalculator does.



RTL schematic of accCalculator, each of these components are floating point ip cores.



It takes 119 clock cycles to calculate accelerations for one iteration. As it can be seen in the simulation.


1.2 ROM:

Rom was responsible for taking initial data from the initial.coe. Since hardware of Basys3 is not much good, only 32 particles could be shown on the screen due to the ROM.


Initial.coe.

VisualInterface (2):

VisualInterface was basically responsible for giving particles a shape in the monitor and creating images on the monitor.




RTL schematic of VisualInterface.



Block diagram for VisualInterface.

2.1 ScreenController:

The screen controller's role involves assigning and storing pixel values on the output screen according to the data received from the particle collection. State diagram utilized for this purpose which is shown below.



ScreenStorage:

RAM is utilized for screenstorage. The RAM unit manages data writing and flow, whereas the output unit oversees the data reading process.

2.3 ScreenOutput:

The VGA timing controller is the core of the screen output unit. It traverses each pixel on the screen, generating sync signals for monitor alignment. Its current position becomes the read address for the screen storage, controlling system outputs such as VGA sync signals and color values.

Components:

- -Basys3 board.
- -VGA monitor.

Conclusion:

It was extremely hard project to do but I think I managed it well, I learned lots of things about FPGA and VHDL, and generally to speak my perception is increased.

Important Codes:

ConstantList.vhd:

```
use IEEE.STD_LOGIC_1164.ALL;
                use IEEE.numeric std.all;
            6 🖯 PACKAGE constantList is
                --Particle constants
                constant numberOfParticles : INTEGER := 32;
                constant xComponent : INTEGER :=0;
               constant yComponent : INTEGER :=1;
                constant zComponent : INTEGER :=2;
                constant massComponent : INTEGER :=3;
                --Width of each particle on the screen
           14
                constant particleDisplayWidth : INTEGER :=3;
           15
          16
           17 --640x480 basys3
           18 A --Horizontal
               constant H DISPLAY cste : INTEGER := 640; --Nb Active pixels per line
           19
               constant H FP cste : INTEGER := 16; --Nb clocks front proch
           20
               constant H PULSE cste : INTEGER := 96; --Nb clocks horizontal proch
           21
                constant H BP cste : INTEGER := 48; --Nb clocks back proch
           22
               constant H SIZE : INTEGER := 10;
           23
           24
                     --Vertical
           25
                constant V DISPLAY cste : INTEGER := 480; --Nb Active line per frame
                constant V FP cste : INTEGER := 10; --Nb lines front proch
           26
                constant V PULSE cste : INTEGER := 2: --Nb lines horizontal proch
                constant V BP cste : INTEGER := 33; --Nb lines back proch
           28
           29
                constant V SIZE: INTEGER := 9;
           30
                --VGA computations
                constant H START PULSE cste : INTEGER := H DISPLAY cste + H FP cste;
           31
           32 | constant H_END_PULSE_cste : INTEGER := H_START_PULSE_cste + H_PULSE_cste ;
                                                         1
          33 | constant V_START_PULSE_cste : INTEGER := V_DISPLAY_cste + V_FP_cste ;
               constant V_END_PULSE_cste : INTEGER := V_START_PULSE_cste + V_PULSE_cste;
               constant H PERIOD_cste : INTEGER := H_DISPLAY_cste + H_FP_cste + H_PULSE_cste + H_BP_cste;
constant V_PERIOD_cste : INTEGER := V_DISPLAY_cste + V_FP_cste + V_PULSE_cste + V_BP_cste;
          36
          39
               constant ADDR WIDTH : INTEGER := 19; -- "-1" for rounding errors
          40
               --width of the x,y,z,mass data
          42
               constant componentWidth: INTEGER := 32;
          43
               -- These latencies are recorded to obtain correct number of delays
          45
               constant subLatency : INTEGER := 12;
               constant multLatency : INTEGER := 9;
          46
               constant addLatency : INTEGER := 12;
          4.8
               constant invSqRootLatency : INTEGER := 33;
               constant fixedToFloatLatency : INTEGER := 7;
          49
               constant floatToFixedLatency : INTEGER := 7;
               --Visual delay of 1 second, the "1/1" can be modified to increase/decrease the visual delay
          52
               constant compEngineFreq : INTEGER := 100000000;
               constant visualDelayMax : INTEGER := compEngineFreq / 1;
  library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.numeric_std.all;
                                                                                         component ROM
  library work;
                                                                                         port (clka: in std logic;
  use work.constantList.all;
                                                                                             ena:in std_logic;
                                                                                             addra: in std_logic_vector(4 downto 0);
  entity computationEngine is
                                                                                             douta: out std_logic_vector(127 downto 0);
   Port (clk: in std logic;
                                                                                             clkb:in std logic;
           rst: in std logic;
                                                                                             enb:in std logic;
                                                                                             addrb: in std_logic_vector(4 downto 0);
           collection: out particleList);
                                                                                             doutb: out std_logic_vector(127 downto 0));
             -collectionUpdated: out std_logic );

    end computationEngine;

                                                                                         constant accCalcLatency: INTEGER := subLatency + multLatency + addLatency +
invSqRootLatency + fixedToFloatLatency + floatToFixedLatency;
  architecture Behavioral of computationEngine is
  component accelerationCalculatorWithConversions
                                                                                          signal positionWithMass: particlelist;
                                                                                          signal velocity, acceleration: particleVectorList;
  Port(clk: in std logic:
                                                                                         type state is (start, initialize, visualDelay, find_ai, update_ai, update_v, update_pos, delay);
      ce: in std logic;
      resetn: in std logic;
                                                                                         signal pState: state:
      xi: in std logic vector(componentWidth-1 downto 0);
                                                                                         signal i,j: INTEGER range 0 to (numberOfParticles - 1);
      yi:in std logic vector(componentWidth-1 downto 0);
                                                                                         signal ROMen: std_logic;
      zi:in std logic vector(componentWidth-1 downto 0);
                                                                                          --ROM was made for 32 particles, hence 5 bits for addressing
      xj:in std_logic_vector(componentWidth-1 downto 0);
                                                                                         signal ROMaddra, ROMaddrb : std logic vector(4 DOWNTO 0);
      yj:in std_logic_vector(componentWidth-1 downto 0);
                                                                                         signal ROMdouta, ROMdoutb : Std_logic_vector(4*componentWidth-1 downto 0);
       zj:in std_logic_vector(componentWidth-1 downto 0);
      mj:in std_logic_vector(componentWidth-1 downto 0);
                                                                                          signal initEN: std_logic;
       axij:out std_logic_vector(componentWidth-1 downto 0);
                                                                                          constant initmax: INTEGER:= (numberOfParticles/2 - 1);
       ayij:out std_logic_vector(componentWidth-1 downto 0);
                                                                                          signal xi,yi,zi,xj,yj,zj,mj,axij,ayij,azij: std logic vector(componentWidth-1 downto 0);
       azij:out std_logic_vector(componentWidth-1 downto 0));
                                                                                          signal accCalcEn: std logic;
                                                                                         signal delayCount: INTEGER range 0 to visualDelayMax;
```

library IEEE;

```
signal axi, ayi, azi: SIGNED(componentWidth-1 downto 0);
                                                                                              ROMen <= '1' when pState = initialize else '0';
                                                                                              ROMaddra <= std_logic_vector(to_unsigned(i*2,5));
ROMaddrb <= std_logic_vector(to_unsigned(i*2 + 1,5));
collection <= positionWithMass;
                                                                                              xi <= positionWithMass(i)(xComponent) when pSTATE = find_ai
initializationStorage_Inst: ROM
                                                                                               else (others => '0');
port map(clka => clk,
                                                                                              yi <= positionWithMass(i)(yComponent) when pSTATE = find_ai
                                                                                               else (others => '0');
    ena => ROMen,
                                                                                              zi <= positionWithMass(i)(zComponent) when pSTATE = find_ai
    addra =>ROMaddra
                                                                                               else (others => '0'):
    douta => ROMdouta,
                                                                                              xj <= positionWithMass(j)(xComponent) when pSTATE = find_ai</pre>
    clkb => clk,
                                                                                                else (others => '0');
    enb => ROMen,
                                                                                              yj <= positionWithMass(j)(yComponent) when pSTATE = find_ai
    addrb => ROMaddrb,
                                                                                               else (others => '0');
    doutb => ROMdoutb);
                                                                                              zj <= positionWithMass(j)(zComponent) when pSTATE = find_ai</pre>
                                                                                               else (others => '0');
                                                                                              mj <= positionWithMass(j)(massComponent) when pSTATE = find_ai
accCalc_Inst: accelerationCalculatorWithConversions
                                                                                                else (others => '0');
port map ( clk => clk,
    ce=> accCalcEn,
                                                                                              accCalcEn <= '1' when pState = find_ai or pState = visualDelay or pState = delay else '0';
accCalcReset <= '1' when pState = start or pState = initialize else '0';</pre>
    resetn=> accCalcReset,
    xi=>xi.
    yi=>yi,
    zi=>zi,
    xj=>xj,
                                                                                              begin
                                                                                                  wait until rising_edge(clk);
    yj=>yj,
                                                                                                  if rst = '1' then
    zj=>zj,
                                                                                                      pState <= start;
    mj=>mj,
    axij=>axij,
                                                                                                       case pState is
    ayij=>ayij,
                                                                                                       when start =>
    azij=>azij);
```

3

when start =>

```
i <= 0.
  <= 0;
initEn <= '0';
delayCount <= 0;
velocity <= (others => (others => '0')));
axi <= (others => '0');
ayi <= (others => '0');
azi <= (others => '0');
--collectionUpdated <= '0'; -- Reset the collectionUpdated signal
pState <= initialize;
when initialize =>
    if initEn = '1' then
    positionWithMass (2*j) (xComponent) <= ROMdouta (4*componentWidth-1 downto 3*componentWidth);
    positionWithMass (2*j) (yComponent) <= ROMdouta (3*componentWidth-1 downto 2*componentWidth);
    positionWithMass (2*j)(zComponent) <= ROMdouta (2*componentWidth-1 downto componentWidth);
    positionWithMass (2*j) (massComponent) <= ROMdouta (componentWidth-1 downto 0);
    positionWithMass (2*j+1)(xComponent) <= ROMdoutb (4*componentWidth-1 downto 3*componentWidth);
    positionWithMass (2*j+1) (yComponent) <= ROMdoutb (3*componentWidth-1 downto 2*componentWidth);
```

```
positionWithMass (2*j+1)(zComponent) <= ROMdoutb (2*componentWidth-1 downto componentWidth);
    positionWithMass (2*j+1) (massComponent) <= ROMdoutb (componentWidth-1 downto 0);
    -- after the first cycle, j is always one behind i -- this means j will write what i just read from
    -- initEn confirms that j won't write until
    if (i < initMax) then
        i <= i + 1;
j <= i;
initEn <= '1';
        pState <= initialize;
    else
        i <= 0:
        j <= 0;
initEn <= '0';
        pState <= visualDelay;
    end if:
when visualDelay =>
    if delayCount < VisualDelayMax then
         delayCount <= delayCount + 1;
        pState <= VisualDelay;
        delayCount <= 0;
        pState <= find ai;
```

when delay =>

```
--when find_ai =>
-- Calculate acceleration components...
        --axi <= axi + SIGNED(axij);
--ayi <= ayi + SIGNED(ayij);
        --azi <= azi + SIGNED(azij);
        -- Check if j is less than numberOfParticles - 1
       -- if j < numberOfParticles - 1 then
            -- If so, increment j and transition to delay\_after\_calculation state
           -- j <= j + 1;
           -- pState <= delay_after_calculation;
       -- else
             -- If not, reset j to 0 and transition to update ai state
           -- pState <= update_ai;
        -- end if;
   when find_ai =>
      if j < numberOfParticles - 1 then
          j <= j + 1;
          pState <= find_ai;
          j <= 0;
          pState <= delay;
      end if;
    axi <= axi + SIGNED(axij);
    ayi <= ayi + SIGNED(ayij);
azi <= azi + SIGNED(azij);</pre>
```

end if;

```
if delayCount < 120 then
       delayCount <= delayCount + 1;</pre>
        pState <= delay;
        delayCount <= 0;
       pState <= update ai;
    axi <= axi + SIGNED(axij);
    ayi <= ayi + SIGNED(ayij);
azi <= azi + SIGNED(azij);</pre>
   -- when delay_after_calculation =>
       -- if delayCount < accCalcLatency + 100 then
            --delayCount <= delayCount + 1;
             --pState <= delay_after_calculation;
        -- else
           -- delayCount <= 0;
            -- Transition back to find_ai state (or to next state where you want to perform a calculation)
             --pState <= find ai;
when update_ai =>
    acceleration(i)(xComponent) <= axi;
     acceleration(i)(yComponent) <= ayi;
    acceleration(i)(zComponent) <= azi;
    axi <= (others => '0');
    avi <= (others => '0');
```

7

azi <= (others => '0');

```
if i < numberOfParticles then
   i <= i + 1;
    pState <= find ai;
else
   i <= 0;
    pState <= update_v;
end if:
when update_v =>
    --for each particle in each dimension
     --velocity = velocity + acceleration
    for p in 0 to (numberOfParticles-1) loop
        velocity(p)(xComponent) <= velocity(p)(xComponent) + acceleration(p)(xComponent);
velocity(p)(yComponent) <= velocity(p)(yComponent) + acceleration(p)(yComponent);</pre>
        velocity(p)(zComponent) <= velocity(p)(zComponent) + acceleration(p)(zComponent);</pre>
    end loop;
    pState <= update_pos;
when update_pos =>
    --for each particle in each dimension
      -position = position + velocity
    for p in 0 to (numberOfParticles-1) loop
        positionWithMass(p)(xComponent) <= std_logic_vector(SIGNED(positionWithMass(p)(xComponent))) + velocity(p)(xComponent));
        positionWithMass(p)(yComponent) <= std_logic_vector(SIGNED(positionWithMass(p)(yComponent)) + velocity(p)(yComponent));
        positionWithMass(p)(zComponent) <= std logic vector(SIGNED(positionWithMass(p)(zComponent)) + velocity(p)(zComponent));
           collectionUpdated <= '1'; -- Set the collectionUpdated signal to indicate the collection list update
    end loop;
    pState <= visualDelay;
```

```
pState <= visualDelay;
```

```
end case;
end if;
end process;
end Behavioral;
```

AccelerationCalculator.vhd:

m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tready : IN STD LOGIC;

m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)

```
library IEEE;
                                                                               end component;
 use IEEE.STD LOGIC 1164.ALL;
                                                                               component delay2_dd is
 use IEEE.NUMERIC_STD.ALL;
                                                                                   port (
 use IEEE.MATH REAL.ALL;
                                                                                      clk: in std_logic;
                                                                                       en : in std logic;
entity accelerationCalculatorWithConversions is
                                                                                       reset: in std logic;
                                                                                       input: in std_logic_vector(31 downto 0);
   Port (
                                                                                       output: out std logic vector (31 downto 0)
     clk: in std logic;
                                                                                   );
     ce: in std_logic;
                                                                               end component;
     resetn: in std logic;
     xi: in std logic vector(31 downto 0);
                                                                               component delay3 mr is
     yi: in std logic vector(31 downto 0);
                                                                                   port (
     zi: in std_logic_vector(31 downto 0);
                                                                                      clk: in std logic;
     xj: in std_logic_vector(31 downto 0);
                                                                                       en : in std logic;
     yj: in std_logic_vector(31 downto 0);
                                                                                       reset: in std_logic;
     zj: in std_logic_vector(31 downto 0);
                                                                                       input: in std_logic_vector(31 downto 0);
     mj: in std_logic_vector(31 downto 0);
                                                                                       output: out std_logic_vector(31 downto 0)
      axij: out std_logic_vector(31 downto 0);
     ayij: out std_logic_vector(31 downto 0);
                                                                               end component;
     a-:-);
   ); | END COMPONENT;
                                                                                 COMPONENT fixedToFloat
end a
                                                                                 PORT (
                                                                                   aclk : IN STD_LOGIC;
      COMPONENT floatToFixed
archi
                                                                    is
                                                                                   aclken : IN STD_LOGIC;
         PORT (
                                                                                   aresetn : IN STD_LOGIC;
  com
           aclk : IN STD LOGIC;
                                                                                   s_axis_a_tvalid : IN STD_LOGIC;
   por
            aclken : IN STD_LOGIC;
                                                                                   s_axis_a_tready : OUT STD_LOGIC;
            aresetn : IN STD_LOGIC;
                                                                                   s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
            s_axis_a_tvalid : IN STD_LOGIC;
                                                                                   m_axis_result_tvalid : OUT STD_LOGIC;
            s_axis_a_tready : OUT STD_LOGIC;
                                                                                   m axis result tready : IN STD LOGIC;
            s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                                                                                   m_axis_result_tdata : OUT STD LOGIC VECTOR(31 DOWNTO 0)
            m_axis_result_tvalid : OUT STD_LOGIC;
           m_axis_result_tready : IN STD_LOGIC;
           m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
         );
      END COMPONENT;
                                                                                                    1
      component subtractor is
                                                                                                              2
            aclk : IN STD LOGIC;
            aclken : IN STD LOGIC;
            aresetn : IN STD_LOGIC;
            s_axis_a_tvalid : IN STD_LOGIC;
            s_axis_a_tready : OUT STD_LOGIC;
            s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
            s_axis_b_tvalid : IN STD LOGIC;
            s_axis_b_tready : OUT STD_LOGIC;
            s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
```

```
COMPONENT multiplier
                                                            PORT (
                                                               aclk : IN STD LOGIC:
                                                                aclken : IN STD LOGIC;
                                                                aresetn : IN STD_LOGIC;
                                                                s_axis_a_tvalid : IN STD_LOGIC;
                                                                s_axis_a_tready : OUT STD LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                                                                s_axis_b_tvalid : IN STD_LOGIC;
                                                                s_axis_b_tready : OUT STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC VECTOR(31 DOWNTO 0);
                                                                m_axis_result_tvalid : OUT STD_LOGIC;
                                                                m_axis_result_tready : IN STD_LOGIC;
                                                               m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
                                                        END COMPONENT;
                                                       COMPONENT adder
                                                            PORT (
                                                               aclk : IN STD LOGIC;
                                                                aclken : IN STD LOGIC:
                                                                aresetn : IN STD LOGIC;
                                                                s_axis_a_tvalid : IN STD_LOGIC;
                                                               s_axis_a_tready : OUT STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                                                                s_axis_b_tvalid : IN STD_LOGIC;
                                                               s_axis_b_tready : OUT STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
                                                                m_axis_result_tvalid : OUT STD_LOGIC;
          m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
END component;
COMPONENT invSqroot
        ORT {
    aclk : IN STD_LOGIC;
    aclken : IN STD_LOGIC;
    aresetn : IN STD_LOGIC;
    s_axis_a_tvalid : IN STD_LOGIC;
    s_axis_a_tready : OUT STD_LOGIC;
    s_axis_a_tdata : IN STD_LOGIC VECTOR(31 DOWNTO 0);
    m_axis_result_tvalid : OUT STD_LOGIC;
    m_axis_result_tdata : OUT STD_LOGIC;
    m_axis_result_tdata : OUT STD_LOGIC VECTOR(31 DOWNTO 0);
}
    END COMPONENTS;
signal xii, yint, zint: integer range -10000 to 10000;
signal axij_conv, ayij_conv, azij_conv: std_logic_vector(31 downto 0);
signal xi_conv, yi_conv, zi_conv, xj_conv, yj_conv, zj_conv, std_logic_vector(31 downto 0);
signal xi_i,ry_i,zz_i,rx_aq, ry_sq, rz_sq, dd_xy, dd_ze, dd, ddsq, mrx, mry, mrz, dd3, d: std_logic_vector(31 downto 0);
signal EFS: std_logic_vector (31 downto 0) := x"ZDIBC3BB";
signal resert, inv : std logic,
signal mj_delayed, mrx_delayed, mry_delayed, mrz_delayed, d_delayed: std_logic_vector(31 downto 0);
   begin
resetn_inv <= not resetn;
--xint <= TO_INTEGER(SIGNED(axij));
--yint <= TO_INTEGER(SIGNED(ayij));
--zint <= TO_INTEGER(SIGNED(azij));</pre>
         fixed converter xi: fixedToFloat
                                            3
```

end component subtractor;

```
fixed_converter_xi: fixedToFloat
 PORT MAP (
 aclk => clk,
 aclken => ce,
 aresetn => resetn_inv,
 s_axis_a_tvalid => '1',
 s_axis_a_tdata => xi ,
 m_axis_result_tready => '1',
m_axis_result_tdata => xi_conv
fixed_converter_yi: fixedToFloat
 PORT MAP (
 aclk => clk.
 aclken => ce,
 aresetn => resetn_inv,
 s_axis_a_tvalid => '1',
 s_axis_a_tdata => yi ,
 m_axis_result_tready => '1',
m_axis_result_tdata => yi_conv
fixed_converter_zi: fixedToFloat
 PORT MAP (
 aclk => clk.
 aclken => ce.
 aresetn => resetn_inv,
 s_axis_a_tvalid => '1',
 s_axis_a_tdata => zi ,
 m_axis_result_tready => '1',
m_axis_result_tdata => zi_conv
fixed_converter_xj: fixedToFloat
```

```
fixed_converter_xj: fixedToFloat
 PORT MAP (
 aclk => clk.
 aclken => ce.
 aresetn => resetn_inv,
 s_axis_a_tvalid => '1',
 s_axis_a_tdata => xj ,
 m_axis_result_tready => '1',
 m_axis_result_tdata => xj_conv
 fixed_converter_yj: fixedToFloat
 PORT MAP (
 aclk => clk,
 aclken => ce,
 aresetn => resetn_inv,
 s_axis_a_tvalid => '1',
  s_axis_a_tdata => yj ,
 m_axis_result_tready => '1',
 m_axis_result_tdata => yj_conv
 fixed_converter_zj: fixedToFloat
  aclken => ce,
  aresetn => resetn_inv,
  s_axis_a_tvalid => '1',
  s_axis_a_tdata => zj ,
  m_axis_result_tready => '1',
 m_axis_result_tdata => zj_conv
fixed_converter_mj: fixedToFloat
 PORT MAP (
```

```
fixed_converter_mj: fixedToFloat
 PORT MAP (
  aclk => clk.
  aclken => ce,
  aresetn => resetn_inv,
  s_axis_a_tvalid => '1',
  s_axis_a_tdata => mj ,
  m_axis_result_tready => '1',
 m_axis_result_tdata => mj_conv
get_rx: subtractor
 port map( aclk => clk,
   aclken => ce,
   aresetn => resetn_inv,
    s_axis_a_tvalid => '1',
    m_axis_result_tready => '1',
    s_axis_b_tvalid => '1',
    s_axis_a_tdata => xj_conv,
    s_axis_b_tdata => xi_conv,
    m_axis_Result_tdata => rx_i
             );
get_ry: subtractor
 port map( aclk => clk,
   aclken => ce,
    aresetn => resetn_inv,
   s_axis_a_tvalid => '1',
   m_axis_result_tready => '1',
    s_axis_b_tvalid => '1',
```

```
s_axis_b_tdata => yi_conv,
    m_axis_Result_tdata => ry_i
get_rz: subtractor
  port map( aclk => clk,
    aclken => ce,
    aresetn => resetn_inv,
    s_axis_a_tvalid => '1',
    m_axis_result_tready => '1',
    s_axis_b_tvalid => '1',
    s_axis_a_tdata => zj_conv,
    s_axis_b_tdata => zi_conv,
    m_axis_Result_tdata => rz_i
  get_rxsq: multiplier
  PORT MAP (
  aclk => clk,
    aclken => ce,
    aresetn => resetn_inv,
    s_axis_a_tvalid => '1',
    m_axis_result_tready => '1',
    s_axis_b_tvalid => '1',
    s_axis_a_tdata => rx_i,
    s_axis_b_tdata => rx_i,
    m_axis_Result_tdata => rx_sq
             );
```

```
get rysg: multiplier
      PORT MAP (
      aclk => clk,
       aclken => ce,
        aresetn => resetn_inv,
       s_axis_a_tvalid => '1',
       m_axis_result_tready => '1',
s_axis_b_tvalid => '1',
       s_axis_a_tdata => ry_i,
        s_axis_b_tdata => ry_i,
       m_axis_Result_tdata => ry_sq
get rzsg: multiplier
      PORT MAP (
      aclk => clk,
       aclken => ce,
        aresetn => resetn_inv,
       s_axis_a_tvalid => '1',
       m_axis_result_tready => '1',
       s_axis_b_tvalid => '1',
       s_axis_a_tdata => rz_i,
        s_axis_b_tdata => rz_i,
       m_axis_Result_tdata => rz_sq
get ddxy: adder
   PORT MAP (
     aclk => clk,
```

```
aclk => clk,
    aresetn => resetn_inv,
    s_axis_a_tvalid => '1',
   m_axis_result_tready => '1',
    s_axis_b_tvalid => '1',
    s_axis_a_tdata => rx_sq,
    s_axis_b_tdata => ry_sq,
    m_axis_Result_tdata => dd_xy
 get_ddze: adder
PORT MAP (
 aclk => clk,
   aclken => ce,
    aresetn => resetn_inv,
    s_axis_a_tvalid => '1',
    m_axis_result_tready => '1',
    s_axis_b_tvalid => '1',
    s_axis_a_tdata => rz_sq,
    s_axis_b_tdata => EPS,
    m_axis_Result_tdata => dd_ze
             );
get_dd: adder
PORT MAP (
  aclk => clk,
    aclken => ce,
```

delayed_d : delay2_dd port map(clk => clk. en => ce, reset => resetn_inv, input => dd, output => d_delayed delayed mrx : delay3 mr port map(clk => clk. en => ce, reset => resetn_inv, input => mrx, output => mrx_delayed delayed_mry : delay3_mr port map (clk => clk, en => ce, reset => resetn_inv, input => mry, output => mry_delayed delayed_mrz : delay3_mr clk => clk, en => ce, reset => resetn_inv, input => mrz, output => mrz_delayed get_mrx: multiplier PORT MAP (aclk => clk, aclken => ce, aresetn => resetn_inv, s_axis_a_tvalid => '1', m_axis_result_tready => '1', s_axis_b_tvalid => '1', s axis a tdata => mj delayed, s_axis_b_tdata => rx_i, m_axis_Result_tdata => mrx get_mry: multiplier PORT MAP (aclk => clk, aclken => ce, aresetn => resetn_inv, s_axis_a_tvalid => '1', m_axis_result_tready => '1', s_axis_b_tvalid => '1', s_axis_a_tdata => mj_delayed, s_axis_b_tdata => ry_i, m_axis_Result_tdata => mry); get_mrz: multiplier PORT MAP (aclk => clk, aclken => ce,

14

12

```
s_axis_a_tvalid => '1',
   m_axis_result_tready => '1',
    s_axis_b_tvalid => '1',
   s_axis_a_tdata => mj_delayed,
    s_axis_b_tdata => rz_i,
    m_axis_Result_tdata => mrz
             );
  get dd3: multiplier
 PORT MAP (
 aclk => clk,
   aclken => ce,
   aresetn => resetn inv,
   s_axis_a_tvalid => '1',
   m axis result tready => '1',
   s_axis_b_tvalid => '1',
    s_axis_a_tdata => ddsq,
    s_axis_b_tdata => d_delayed,
    m_axis_Result_tdata => dd3
get_d : invSqroot
PORT MAP (
 aclk => clk,
 aclken => ce,
 aresetn => resetn_inv,
 s_axis_a_tvalid => '1',
 s_axis_a_tdata => dd3,
 m_axis_result_tready => '1',
 m_axis_result_tdata => d
```

```
get_axij: multiplier
 PORT MAP (
 aclk => clk,
  aclken => ce,
  aresetn => resetn inv,
  s_axis_a_tvalid => '1',
  m_axis_result_tready => '1',
   s_axis_b_tvalid => '1',
   s_axis_a_tdata => mrx_Delayed,
   s_axis_b_tdata => d,
   m_axis_Result_tdata => axij_conv
 get_ayij: multiplier
 PORT MAP (
 aclk => clk,
  aclken => ce.
  aresetn => resetn inv,
  s_axis_a_tvalid => '1',
   m_axis_result_tready => '1',
   s_axis_b_tvalid => '1',
   s_axis_a_tdata => mry_delayed,
   s axis b tdata => d,
   m_axis_Result_tdata => ayij_conv
            );
 get_azij: multiplier
 PORT MAP (
 aclk => clk,
  aclken => ce,
```

```
aresetn => resetn inv,
   s_axis_a_tvalid => '1',
   m_axis_result_tready => '1',
   s_axis_b_tvalid => '1',
   s_axis_a_tdata => mrz_delayed,
   s_axis_b_tdata => d,
   m_axis_Result_tdata => azij_conv
             );
  float_converter_axij: floatToFixed
  PORT MAP (
  aclk => clk,
  aclken => ce,
  aresetn => resetn_inv,
  s_axis_a_tvalid => '1',
  s_axis_a_tdata => axij_conv ,
 m_axis_result_tready => '1',
 m_axis_result_tdata => axij
);
float_converter_ayij: floatToFixed
 PORT MAP (
  aclk => clk,
  aclken => ce,
 aresetn => resetn_inv,
  s_axis_a_tvalid => '1',
 s_axis_a_tdata => ayij_conv ,
  m_axis_result_tready => '1',
 m_axis_result_tdata => ayij
float_converter_azij: floatToFixed
 PORT MAP (
  aclk => clk.
  aclken => c
```

```
float_converter_azij: floatToFixed
    PORT MAP (
    aclk => clk,
    aclken => ce,
    aresetn => resetn_inv,
    s_axis_a_tvalid => '1',
    s_axis_a_tdata => azij_conv,
    m_axis_result_tready => '1',
    m_axis_result_tdata => azij
);
end Behavioral;
```

ScreenController.vhd:

```
writeEnable <= '1' when pState = incXY else '0';</pre>
writeAdress <= std_logic_vector(TO_UNSIGNED(x + y*H_PERIOD_cste, ADDR_WIDTH));</pre>
particleX <= TO_INTEGER(signed(collection(p) (xComponent)));
particleY <= TO_INTEGER(signed(collection(p) (yComponent)));</pre>
particleM <= TO_INTEGER(signed(collection(p) (massComponent)));</pre>
PROCESS
BEGIN
    WAIT UNTIL RISING EDGE (clk);
    If (rst='1') then
    pState <= start;
     writedata <= "0000";
          Case pState is
               When start =>
                  x <= 0;
                   y <= 0;
                   p <= 0;
                   particleExistsHere <= '0';
               When checkP =>
                   IF ( (x > particleX - particleDisplayWidth) and
  (x < particleX + particleDisplayWidth) and</pre>
                    (y > particleX - particleDisplayWidth) and
```

```
use IEEE.STD LOGIC 1164.ALL;
                                                                                            1
use IEEE.numeric_std.all;
library work:
use work.constantList.all;
                                                                          2
entity screenController is
 Port (clk : in STD LOGIC;
       rst : in std logic;
                                                                   (y < particleX + particleDisplayWidth) and
       collection: in particleList;
       writeEnable: out STD_logic;
                                                                                                       else
                                                                   particle
       writeAdress: out STD_LOGIC_VECTOR(ADDR_WIDTH-1 downto
                                                                                                             y <= 0;
                                                                    --keeps
       writeData: out STD_LOGIC_VECTOR(3 downto 0));
                                                                                                       end if;
       --collectionUpdated: in std_logic );
                                                                   END IF;
                                                                                                  end if;
end screenController;
                                                                   if (p =
                                                                      p <=
architecture controller of screenController is
                                                                                                  if x < H_PERIOD_cste-1 then
                                                                       pSta
                                                                   else
                                                                                                       x \le x + 1;
SIGNAL x: INTEGER range 0 to (H_PERIOD_cste - 1);
                                                                       p <=
SIGNAL y: INTEGER range 0 to (V_PERIOD_cste - 1);
                                                                                                  else
                                                                       pSta
SIGNAL p: INTEGER range 0 to (numberOfParticles - 1);
                                                                   END if;
                                                                                                       x \ll 0;
SIGNAL particleExistshere: STD_LOGIC;
                                                                                                  end if;
TYPE state is (start, checkP, evaluate, incXY);
                                                               When evaluat
                                                                   if parti
                                                                                                  pState <= checkP;
SIGNAL pState: state;
SIGNAL particleX, particleY, particleM: INTEGER;
begin
                                                                   end if;
                                                                                            end case;
                                                                   particle
                                                                                  end if;
                                                                   pState 4
                                                                         ) end process;
                                                               When incXY ) end controller;
                             3
                                                                   if x = f
                                                                      if y
                                                                          y <= y + 1;
                                                                       else
```

ScreenOutput.vhd:

1

library IEEE;

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
                                                                      end component;
use IEEE.numeric_std.all;
library work;
                                                                      signal vide_active: std_logic;
use work.constantList.all;
                                                                      signal xVector: std_logic_vector(h_size-1 downto 0);
                                                                      signal yVector: std_logic_vector(v_size-1 downto 0);
entity screenOutput is
                                                                      signal xInt: INTEGER range 0 to (h_period_cste-1);
                                                                      signal yInt: INTEGER range 0 to (v_period_cste-1);
 Port (clk : in std logic;
reset : in std logic;
readData : in std logic vector(3 downto 0);
readAddr : out std logic vector(ADDR width -1 downto 0);
                                                                      VGA timing controller 0: VGA timing controller
readEnable : out std logic;
                                                                      port map (
vSync : out std_logic;
hSync : out std logic;
                                                                             rst_inp => reset,
red : out std_logic_vector(3 downto 0);
                                                                             hsync_outp => hSync,
green : out std_logic_vector(3 downto 0);
                                                                             vsync_outp => vsync,
blue : out std_logic_vector(3 downto 0)
                                                                             video_active_outp => vide_active,
                                                                             H_position => xVector,
 );
                                                                             v_position => yVector);
end screenOutput;
architecture Behavioral of screenOutput is
                                                                      xInt <= TO INTEGER(unsigned(xVector));
                                                                      yInt <= TO INTEGER(unsigned(yVector));
component VGA_timing_controller
                                                                      process(xINT, yINT)
    port (
                                                                      begin
       clk: in STD LOGIC;
        rst_inp: in STD LOGIC;
                                                                      if ((xInt = h_period_cste-1) and (yInt = v_period_cste-1)) then
        hsync_outp: out STD_LOGIC;
                                                                         readAddr <= (others => '0');
        vsync_outp: out STD_LOGIC;
        video_active_outp: out STD_LOGIC;
        H_position: out std_logic_vector(h_size-1 downto 0);
                                                                         readAddr <= std logic_vector(TO_UNSIGNED(xInt + yInt*H_period_cste + 1,Addr_Width));</pre>
        V_position: out std_logic_vector(v_size-1 downto 0)
         );
```

```
process(xINT, yINT)
begin

if ((xInt = h_period_cste-1) and (yInt = v_period_cste-1)) then
    readAddr <= (others => '0');

else
    readAddr <= std_logic_vector(TO_UNSIGNED(xInt + yInt*H_period_cste + 1,Addr_Width));
end if;

end process;

readEnable <= '1';

red <= readData when vide_active = '1' else "0000";
green <= readData when vide_active = '1' else "0000";
blue <= readData when vide_active = '1' else "0000";
end Behavioral;</pre>
```

Python code for GravitySimulation:

```
self.x_pos = start_position[0]
    self.y_pos = start_position[1]
    self.x_vel = x_vel
    self.x_acc = 0
    self.y_vel = y_vel
    self.y_acc = 0
def set_y_vel(self, value):
    self.y_vel = value
def set_x_vel(self, value):
    self.x_vel = value
def set_y_acc(self, value):
def set_x_acc(self, value):
    self.x_acc = value
def change_x_pos(self, value):
def change_y_pos(self, value):
    self.y_pos += value
def change_x_vel(self, value):
def change_y_vel(self, value):
    self.y_vel += value
```

```
import pygame
import itertools
from sys import exit
import random
import math

pygame.init()
WINDOW_SIZE = (1800_1800)
WINDOW_SIZE = (1800_1900)
WINDOW = pygame.display.set_mode(WINDOW_SIZE)
CLOCK = pygame.time.Clock()

BACKGROUND = pygame.Surface(WINDOW_SIZE)
BACKGROUND.fill("Black")
BACKGROUND_RECT = BACKGROUND.get_rect(center=(500_500))

G = 1

class Body(pygame.sprite.Sprite):

def __init__(self, mass, radius, start_position, color, x_vel, y_vel):
    super().__init__()

    self.image = pygame.Surface((radius*2, radius*2))
    self.image.fill("black")
    self.rect = self.image.get_rect(center_=_start_position)
    pygame.draw.circle(self.image, color, (radius, radius), radius, 0)

    self.mass = mass
    self.radius = radius
    self.x_pos = start_position[0]
```

```
def update_pos(self):
    self.rect.center = (round(self.x_pos), round(self.y_pos))

def animate(self):
    self.change_x_vel(self.x_acc)
    self.change_y_vel(self.y_acc)

    self.change_x_pos(self.x_vel)
    self.change_y_pos(self.y_vel)

    self.update_pos()

def gravitate(self, otherbody):
    dx = abs(self.x_pos - otherbody.x_pos)
    dy = abs(self.y_pos - otherbody.y_pos)

if dx < self.x_pos*2 and dy < self.radius*2:
    pass

else:
    try:
        r = math.sqrt(dx**2 + dy**2)
        a = G*otherbody.mass/(r**2)
        theta = math.asin(dy/r)

        if self.y_pos > otherbody.y_pos:
            self.set_y_acc(-math.sin(theta)*a)
        else:
```

```
while True:
    for event in pygame.event.get():
        if event.type == pygame.QUIT:
            pygame.quit()
            exit()
        WINDOW.blit(BACKGROUND, BACKGROUND_RECT)
        body_group.draw(WINDOW)

for body, otherbody in body_pairs:
        body.gravitate(otherbody)
        otherbody.gravitate(body)
        body.animate()
        otherbody.animate()
```