# UM-SJTU JOINT INSTITUTE System-on-Chip Design (ECE4810J)

# Lab 3. PYNQ Overlays Group 2

 Name: Haochen Wu
 ID: 518021910558

 Name: Siyuan Zhang
 ID: 518370910180

 Name: Yihua Liu
 ID: 518021910998

Date: October 25, 2021

## Contents

1	Overview	2
2	Loading an overlay	2
3	Partial Reconfiguration  3.1 Preparing the Files	3
4	PYNQ-Helloworld	5
5	Creating Overlays	7
6	Questions	7

#### 1 Overview

In this lab, we will learn about PYNQ overlays. The goals of this lab are to:

• Load overlay, use overlay and create overlay.

#### 2 Loading an overlay

All the available overlays for the Arty Z7 boards:

- Base Overlay
- Logictools Overlay

Under /usr/local/lib/python3.6/dist-packages/pynq/overlays, there are base, \_\_init\_\_.py, logictools, and \_\_pycache\_\_, so all the available overlays for the Arty Z7 boards are base overlay and logictools overlay [2].

Once we instantiate the base overlay, we use help(base\_overlay) command to know IPs and methods available, which is:

```
iop pmoda : IOP
    IO processor connected to the PMODA interface
 iop_pmodb: IOP
    IO processor connected to the PMODB interface
 iop arduino: IOP
    IO processor connected to the Arduino/ChipKit interface
 trace pmoda: pynq.logictools.TraceAnalyzer
   Trace analyzer block on PMODA interface, controlled by PS.
 trace arduino: pynq.logictools.TraceAnalyzer
   Trace analyzer block on Arduino interface, controlled by PS.
 leds: AxiGPIO
    4-bit output GPIO for interacting with the green LEDs LD0-3
 buttons : AxiGPIO
    4-bit input GPIO for interacting with the buttons BTN0-3
 switches: AxiGPIO
    2-bit input GPIO for interacting with the switches SW0 and SW1
 rgbleds: [pynq.board.RGBLED]
    Wrapper for GPIO for LD4 and LD5 multicolour LEDs
 video: pynq.lib.video.HDMIWrapper
    HDMI input and output interfaces
 audio: pynq.lib.audio.Audio
    Headphone jack and on-board microphone
```

Figure 1. Screenshot of available IPs in base overlay

#### 3 Partial Reconfiguration

#### 3.1 Preparing the Files

In this section, we use the demo files provided by the professor, as included in this example [1].

#### 3.2 Loading Full Bitstream




Figure 2. Screenshot that shows full bit stream is loaded.

#### 3.3 Loading Partial Bitstream




Figure 3. Screenshot that shows partial bit stream is loaded.

After loading partial bitstream, we find that both internal IP block hierarchy and interrupt pins have been modified. Besides, after partial reconfiguration, the LEDs on Zynq board shows pattern of 0101:




Figure 4. Photo of LED pattern on board after partial reconfiguration

# 4 PYNQ-Helloworld




Figure 5. A screen shot of the software accelerated resizing.



Figure 6. A screen shot of the hardware accelerated resizing.

As we can see in the figures above, the best loop in software is 3.707 ms while the beat loop in hardware acceleration is 3.177 ms.

#### 5 Creating Overlays

The whole overlay package that we created: https://github.com/yihuajack/PYNQ-Adder. This Github repository includes our code for part 5.




Figure 7. Screenshot that shows your overlay works.

#### 6 Questions

- 1. Please list out any advantages of using overlay.

  Overlay can be regarded as hardware package. By using it, software engineers can simply use different overlays to handle known problems. It is easy to use without the knowledge of hardware designs.
- 2. In general, when you choose software approach vs. hardware acceleration approach, what are the considerations? Any tradeoffs?

  Software is a simpler one by just import the corresponding Python module or other software resources. Hardware acceleration needs a designed ip programmed in the programmable logic and use boards like Arty-7z to finish the task. Hardware acceleration is faster if there is a certain deigned overlay. However, it is not always the case. In

contrast, the software acceleration adapts more task requirements and it do not need any external device.

## References

- [1] PartialReconfig. Partial reconfiguration example. URL: https://github.com/yunqu/partial\_reconfig\_example/tree/master/boards/Pynq-Z1/gpio\_pr/notebooks/partial\_reconfig.
- [2] Xilinx. Python productivity for Zynq (Pynq). Version v2.5.1. Feb. 20, 2020. URL: https://pynq.readthedocs.io/en/v2.5.1/index.html.