


Q.1




The total number of cycles required for reading two data is 13.

(If the last little bit is not counted, answer is 12)

2) If cycles can be saved for reading two data

It will take 15 cycles in total for reading two data.

(If last little bit not counted, answer is 14)



5 cycles (If last little bit is not counted, answer is 4)

4) Burst transfer can send multiple data items with only one single arbitration for the entire transaction. It saves time spent requesting for arbitration.

The total number of cycles it will take for reading two data is 8.

(If last little bit not counted, answer is 7)



- Q2
- 1) I would choose point-to-point bus because it can connect every two IPs by a bus, which significantly expands data transfer throughput.
  - 2) Hierarchical bus can reduce blocking. Single bus only allows two IP pairs on the bus, but hierarchical bus allows two IP pairs on the two sides of the bridge separately.
  - 3) Point-to-point bus offers the best scalability because it is easy to add buses between IPs in this bus topology.

Q3

- Solution 1. b. The width of the bus doubles.  
 $\text{throughput} - \text{bus} = 2 \times \text{width} - \text{bus} \times \text{clock} - \text{frequency}$ , bus = 6,400 MB/s
- Solution 2. a. Length of metal lines halves.  
 $\text{throughput} - \text{bus} = \frac{\text{width} - \text{bus} \times \text{clock} - \text{frequency}}{2} = 6,400 \text{ MB/s}$
- Solution 3. c. Bus topology changes from single bus to point-to-point bus for more than 4 IPs.

Q4

By address and control mux, the arbiter selects slaves' HWDATA to use which master's HADDR.

Read: By read data mux, the arbiter use a decoder to decode (demux)

HWDATA and decides which slave's HWDATA to transfer to the master.

Write: By write data mux, the arbiter selects which master's HWDATA to transfer to HWDATA.

The decoder is used to decode the destination slave address, select the appropriate slave to receive the data transfer request.

Master first request for access to bus from arbiter, and arbiter will grant the access by address and control mux, and master will send out the address in the next cycle.

Page 2





Q5

- ① NoC's performance does not downgrade with network scaling, while for buses, longer connections lead to higher parasitic capacitance.
- ② NoC's arbitration and routing are distributed, so that arbitration won't become a bottleneck as it grows.
- ③ The network size of an NoC scales aggregated bandwidth, so bandwidth is easy to extend.

Q6

The major difference between circuit switching and packet switching; circuit switching is a bufferless flow control, while packet switching is a buffered flow control, which means circuit switching sends messages entirely from sender to receiver while packet switching sends different packets along different routes. A circuit is a (physical) path between the source and the destination.

Q7) This NoC topology is Butterfly network that has 2-ary 4-fly. Tree representation:



2)

2D Mesh

(Cos. Network

Octagon

(3, 4, 2)

regular

regular

regular

irregular

a.

b.

c.

d.

Because it increase available bandwidth and reduce distance between nodes

customized

Page 3



扫描全能王 创建