

Lab #5 ASIC Backend Flow

ECE4810J System-on-Chip Design



Yihua Liu
UM-SJTU Joint Institute

ayka_tsuzuki@sjtu.edu.cn
Oct. 31, 2022

Overview



- 1 Overview
- 2 ASIC Flow Front-End vs Back-End
- 3 VLSI Design Methodologies
- 4 Productive MLM & VLSI Design
- 5 PyMTL3
- 6 Reference

ASIC Flow Front-End vs Back-End

Problem




Front-End:

- Hardware modeling in HDL
- Synopsys VCS for 4-State RTL Simulation
- Synopsys Design Compiler for Synthesis
- Synopsys VCS for Fast-Functional Gate-Level Simulation


Back-End:

- Synopsys PrimeTime for Post-Synth Power Analysis
- Synopsys IC Compiler/Cadence Innovus for Place-and-Route
- Synopsys VCS for Back-Annotated Fast-Functional GL Simulation
- Synopsys PrimeTime for STA & Performing Hold Fixing
- Synopsys PrimeTime for Post-Place-and-Route Power Analysis



Yes


The End



VLSI Design Methodologies




HDL Hardware Description Language HDL (Verilog)



- Fast edit-sim-debug loop
- Single language for structural, behavioral, + TB
- Difficult to create highly parameterized generators


HPF Hardware Preprocessing Framework



- Slower edit-sim-debug loop
- Multiple languages create "semantic gap"
- Easier to create highly parameterized generators

HGF Hardware Generation Framework

Host Language HDL (Scala) (Verilog)



- X Slower edit-sim-debug loop
- Single language for structural, behavioral, + TB
- Easier to create highly parameterized generators
- Cannot use power of host language for verification

Productive MLM & VLSI Design






SystemC

HGSF

Hardware Generation and Simulation Framework



VLSI Design Chisel



Single framework for ML modeling & VLSI design



Fast edit-sim-debug loop



Single language for structural, behavioral, + TB




Easy to create highly parameterized generators



Use power of host language for verification


PyMTL3 Framework





PyMTL/Verilog Integration





PyMTL3: Levels of Abstraction



PyMTL3 hardware modeling framework can be used for functional-level modeling, verification, and simulator harnesses. Computer architects can model systems at various levels of abstraction including at the: functional-level (FL), cycle-level (CL), and register-transfer-level (RTL). **Functional-Level** – FL models implement the *functionality* but not the timing of the hardware target. FL models are useful for exploring algorithms, performing fast emulation of hardware targets, and creating golden models for verification of CL and RTL models. FL models can also be used for building sophisticated test harnesses. FL models are usually the easiest to construct, but also the least accurate with respect to the target hardware.

Cycle-Level – CL models capture the *cycle-approximate behavior* of a hardware target. CL models will often augment the functional behavior with an additional timing model to track the performance of the hardware target in cycles. CL models are usually specifically designed to enable rapid designspace exploration of cycle-level performance across a range of microarchitectural design parameters. CL models attempt to strike a balance between accuracy, performance, and flexibility.

Register-Transfer-Level – RTL models are *cycle-accurate*, *resource-accurate*, and *bit-accurate* representations of hardware. RTL models are built for the purpose of verification and synthesis of specific hardware implementations. RTL models can be used to drive EDA toolflows for estimating area, energy, and timing. RTL models are usually the most tedious to construct, but also the most accurate with respect to the target hardware.

PyMTL3: Synthesizability



Keep in mind that PyMTL3 is embedded within Python, which is a fully general-purpose language. Given this, it is very easy to write PyMTL3 code that does not actually model any kind of realistic hardware. Students must be very diligent in actively deciding whether or not they are writing synthesizable RTL models or non-synthesizable code. Students must always keep in mind what hardware they are modeling and how they are modeling it!

Concurrent blocks: *model* hardware update_ff, update, update_once, accept non-synthesizable code only for debugging, assertions, or line tracing Elaboration code: outside concurrent blocks, *generate* hardware, accept any code

Always allowed	Allowed with Limitations	Explicitly not Allowed
Bits bitstruct	accessing Pyt Must use <= 1 Must use <= 1	n update_ff in update Use & ~ instead **= //=
& ^ ~ + - >> <<	writing signals	and or not while break continue
== != > >= < <=	writing temporary va not in	(sync) update_ff ass try except raise
<pre>reduce_and() reduce_or() reduce_xor() if else elif</pre>	reading reset signal	as is in with return yield import from del exec pass lambda finally
sext() zext() conca+()	Can synthesize into	constructing Python lists/dicts, using dicts
s.signal[n] s.signa OutPort, or Wi	re known bounds	reading/writing non-signals/clk signal
reading constvars signals	for	writing reset signal

PyMTL3 Basics



```
% python
                                            >>> str(pt1)
>>> from pymtl3 import *
                                            '3:4'
    Bits and Bitstruct Data Type
                                            >>> pt1.x
Most HDLs support four-state values (0, 1, X, Z)
                                            Bits4(0x3)
                                            >>> pt1.to_bits()
PyMTL3 supports two-state values (0, 1)
                                            Bits8(0x34)
Bits1, Bits2,..., Bits255
                         >>> zext( a, 8 )
                                            >>> Point.from_bits( Bits8(0x34) )
                                            Point(Bits4(0x3), Bits4(0x4))
>>> a = Bits32( 0xabcd0123 ) Bits8(0x0a)
>>> PointN =
>>> a = Bits8( 0b10101100 ) Bits3(0x7)
                                            mk_bitstruct( f"Point{nbits}", {
>>> reduce_and(a) >>> @bitstruct
                                            ... 'x': mk_bits(nbits),
                                            ... 'y': mk_bits(nbits),
Bits1(0x0)
                         ... class Point:
                                            ... })
>>> a = Bits8( 0xab )
                         ... x: Bits4
>>> b = Bits12( 0xcde )
                         ... y: Bits4
                                            >>> pt2 = PointN( 3, 4 )
>>> concat( a, b )
                         >>> pt1 = Point(3, 4) >>> pt2
Bits20(0xabcde)
                                          Point8(Bits8(0x03), Bits8(0x04))
>>> a = Bits4( 0xa )
                         >>> pt1
                         Point(Bits4(0x3),Bit >>> pt2.to_bits()
>>> sext( a, 8 )
                                            Bits16(0x0304)
Bits8(0xfa)
                         s4(0x4)
```

Reference



- 1 University of Porto. "desing_flow_LuisGomes_v1." Mar. 2022.
- 2 Christopher Batten. "ASIC Flow Front-End." 2022.