


# Final Project FPGA Flow & ASIC Flow

ECE4810J System-on-Chip Design



Yihua Liu  
UM-SJTU Joint Institute  
[ayka\\_tsuzuki@sjtu.edu.cn](mailto:ayka_tsuzuki@sjtu.edu.cn)  
Nov. 14, 2022

# Overview



- ① Overview
- ② Schedule
- ③ Grading Policy
- ④ FPGA Flow
- ⑤ ASIC Flow
- ⑥ Reference

# Schedule



Date	Task
Nov. 14, 2022	Lab 6 continues (offline)
Nov. 15, 2022	Final Project Introduction (online)
Nov. 16, 2022	Final Project Topic Decision
Dec. 1, 2022	Milestone Check
Dec. 8, 2022	Presentation
Dec. 14, 2022	Report, Deliverables, and Slides

# Grading Policy




- Milestone Check
- Presentation & slides
- Report & documentation
- Implementation of base features
- Correctness and testing
- Performance optimization
- Analysis
- Additional features (upto 15% bonus)




**Some seemingly easy topic  
can be difficult, vice versa**

# FPGA Flow




# ASIC Flow



# ASIC Flow



JOINT INSTITUTE  
交大密西根学院



# Reference



JOINT INSTITUTE  
交大密西根学院

- 
- ① Austin Rovinski, Tutu Ajayi, and Christopher Batten. “OpenROAD Tutorial: Open-Source ASIC Design for Computer Architects”. Oct. 1, 2022.