

# Yihua Liu

+86 15034078298 [ayka\\_tsuzuki@sjtu.edu.cn](mailto:ayka_tsuzuki@sjtu.edu.cn) [GitHub](#) [CSDN](#) [Website](#)

## EDUCATION

<b>Shanghai Jiao Tong University (SJTU)</b> , Shanghai, China	<b>Sept. 2018 – Aug. 2022 (Expected)</b>
Bachelor of Science, Electrical and Computer Engineering	
❖ Cumulative GPA: 3.2/4.0	
<b>Peter the Great St. Petersburg Polytechnic University (SPbPU)</b> , Saint Petersburg, Russia	<b>Jan. 2020 – Feb. 2020</b>
International Polytechnic Winter School, Smart Manufacturing and Digital Future <a href="#">Project</a>	

## RESEARCH EXPERIENCES

<b>Design of Integrated Micro-robotic Fish</b> , <a href="#">VE490</a> Undergraduate Research Program	<b>Feb. 2021 – Apr. 2021</b>
Professor: Xuyang Lu, Assistant Professor at UM-SJTU Joint Institute	
❖ Design and fabricate a microfluidic chip and channel	
❖ Simulate and verify the performance of the chip by MATLAB and COMSOL Multiphysics	
<b>Optimization of Placement and Routing in VLSI</b> , UM-SJTU JI Research Intern Program	<b>May 2021 – Dec. 2021</b>
Professor: Xinfei Guo, Assistant Professor at UM-SJTU Joint Institute	
❖ Pull request to <a href="#">DREAMPlace</a> , deep learning toolkit-enabled VLSI placement	

## PROFESSIONAL HISTORY

<b>Tongfang Co., Ltd.</b> , Beijing, China	<b>Dec. 2019 – Jan. 2020</b>
<i>Electrical Engineer Intern</i> , Worked on the design of SCADA system of a thermal power company	

## SELECTED PROJECTS

<b>MIPS Processor Design</b> , VE370 Intro to Computer Organization	<b>Nov. 2020</b>
❖ <a href="#">Project 2</a> : Implement a five-stage pipeline with forwarding unit and hazard detection unit (Verilog & FPGA Demo)	
❖ <a href="#">Project 3</a> : Design caches both direct-mapped and 2-way-associative with write-through or write-back (Verilog)	
<b>VS Code Sidebar Multilingual Smart Reader Extension</b> ( <a href="#">vscode-covert-reader</a> )	<b>Dec. 2020 – Jan. 2021</b>
<b>Gesture-Controlled Mantis Robot</b> , VE373 Design of Microprocessor Based Systems	<b>July 2021</b>
❖ <a href="#">Final Project</a> : Build a gesture-controlled robot that can avoid obstacles using PIC32 MCU and Arduino	
<b>FIR Filter Implementation on FPGA</b> , ECE4810J System-on-Chip Design	<b>Nov. 2021 – Dec. 2021</b>
❖ <a href="#">Final Project</a> : Simulation on MATLAB & Vivado, Verilog design, ZYNQ deployment on Arty Z7	
<b>Operating System Projects</b> , VE482 Introduction to Operating Systems	<b>Sept. 2021 – Dec. 2021</b>
❖ Project 1: mumsh shell, support redirection, pipes, quotes parsing, signals, background, error handling, etc.	
❖ Project 2: lemondadb multithreaded database	
❖ Project 3: Minix 3.2.1 kernel lottery and EDF scheduling with keys and kernel params switching	
<b>Early-Exit Offloading for Embedded Question Answering Applications</b> , ECE4730J Advanced Embedded System	
Capstone Design, leader & main contributor, repo: <a href="#">yihuajack/ECE4730J_FA2021 (github.com)</a>	<b>Oct. 2021 – Dec. 2021</b>
Entropy-based early-exit for PyTorch ALBERT model evaluated by SQuAD 2.0 on Jetson TX2 and VMware Bitfusion	

## HONORS & AWARDS

Best Technology Award of Project Design in the 2019 Summer Vg100	August 2019
2019-2020 The Excellent League Member of Shanghai Jiao Tong University	May 2020
Student Development Scholarship of SJTU Joint Institute for 2019-2020 academic year	June 2020
UM-SJTU Joint Institute 2020-2021 Undergraduate Excellent Scholarship	November 2021

## SKILLS & CERTIFICATION

**English:** TOEFL 97 (Reading: 30/Listening: 25/Speaking: 17/Writing: 25)  
**Languages:** skilled in C/C++, LaTeX, MATLAB, Python; familiar with Linux Bash, Mathematica, MIPS assembly, TypeScript; basic knowledge of GNU Make/CMake, Lisp/Scheme, PostScript, SQL, TCL, etc.  
**Software:** Capture CIS, COMSOL Multiphysics, KLayout, Multisim, Vitis, Vitis HLS, Vivado, Visio, etc.  
**Skills:** Git, Linux, simple driver development, any editor/IDE (JetBrains, Vim, etc), usually using Windows/WSL/Ubuntu  
**Coursera:** [Python for Everybody](#), [Machine Learning](#), [Deep Learning](#), [DeepLearning.AI TensorFlow Developer](#), [GANs](#)  
**Others:** [Opensource Contributions](#), [Cppreference contributor](#), experiences in COMAP's Mathematical Contest in Modeling ([MCM2019](#), [MCM2020](#), [MCM2021](#))