# LCDF Homework & Solution

**Haifeng Liu** 


haifengliu@zju.edu.cn 12/15/2021

- 1-1. This problem concerns wind measurements made by the wireless weather station illustrated in Example 1-1. The wind-speed measurement uses a rotating anemometer connected by a shaft to an enclosed disk that is one-half clear and one-half black. There is a light above and a photodiode below the disk in the enclosure. The photodiode produces a 3 V signal when exposed to light and a 0 V signal when not exposed to light.
  - (a) Sketch the relative appearance of voltage waveforms produced by this sensor:
    - (1) when the wind is calm,
    - (2) when the wind is 10 mph, and
    - (3) when the wind is 100 mph.
- (b) Explain verbally what information the microcomputer must have available and the tasks it must perform to convert the voltage waveforms produced into a binary number representing wind speed in miles per hour.


# Solution 1.1:


# ◎要点

(a) Sketch the relative appearance of voltage waveforms produced by this sensor:









(b) Explain verbally what information .....

1-3. \*List the binary, octal, and hexadecimal numbers from 16 to 31.

# **Solution 1.3:**

Dec	16	17	18	19	20	21	22	23
Bin	10000	10001	10010	10011	10100	10101	10110	10111
Oct	20	21	22	23	24	25	26	27
Hex	10	11	12	13	14	15	16	17
	24	25	26	27	28	29	30	31
	11000	11001	11010	11011	11100	11101	11110	11111
	30	31	32	33	34	35	36	37
	18	19	1A	1B	1C	1D	1E	1F

- 1-4. What is the exact number of bits in a memory that contains:
  - (a) 128K bits;
  - (b) 32M bits;
  - (c) 8G bits?

#### Solution 1.4:

$$128Kbits = 128 \times 2^{10} = 131 072 \text{ bits}$$

$$32Mbits = 32 \times 2^{20} = 33\,554\,432$$
 bits

$$8Gbits = 8 \times 2^{30} = 8589934592$$
 bits

1-9. \*Convert the following numbers from the given base to the other three bases listed in the table:

#### Solution 1.9:

Decimal	Binary	Octal	Hexadecimal	
369.3125	101110001.0101	561.24	171.5	
189.625	10111101.101	275.5	BD.A	
214.625	11010110.101	326.5	D6.A	
62407.625	11110011111000111.101	171707.5	F3C7.A	

1-12. Perform the following binary multiplications:

- (a) 1010 \* 1100
- (b) 0110 \* 1001
- (c) 1111001 \* 011101

#### Solution 1.12:

1-13. +Division is composed of multiplications and subtractions. Perform the binary division 1010110, 101 to obtain a quotient and remainder.

#### Solution 1.13:

- 1-15. Considerable evidence suggests that base 20 has historically been used for number systems in a number of cultures.
- (a) Write the digits for a base 20 system, using an extension of the same digit representation scheme employed for hexadecimal.
  - (b) Convert  $(2014)_{10}$  to base 20.
  - (c) Convert (BCI.G)<sub>20</sub> to decimal.

#### Solution 1.15:

(c) 
$$(BCI.G)_{20} = 11 \times 20^2 + 12 \times 20^1 + 18 \times 20^0 + 16 \times 20^{-1} = (4658.8)_{10}$$

1-16. \*In each of the following cases, determine the radix r:

- (a)  $(BEE)r = (2699)_{10}$
- (b)  $(365)r = (194)_{10}$

#### Solution 1.16:

- (a) for (BEE) $r = (2699)_{10}$ get:  $11 \times r^2 + 14 \times r^1 + 14 \times r^0 = 2699$ and  $11 \times r^2 + 14 \times r - 2685 = 0$ square root: r = 15 or  $r \approx -16.27$ Deserve: r = 15
- (b) for  $(365)\mathbf{r} = (194)_{10}$ get  $3 \times \mathbf{r}^2 + 6 \times \mathbf{r}^1 + 5 \times \mathbf{r}^0 = 194$ and  $3 \times \mathbf{r}^2 + 6 \times \mathbf{r} - 189 = 0$ square root:  $\mathbf{r} = -9$  or  $\mathbf{r} = 7$ choose:  $\mathbf{r} = 7$

- 1-18. \*Find the binary representations for each of the following BCD numbers:
  - (a) 0100 1000 0110 0111
  - (b) 0011 0111 1000.0111 0101

#### Solution 1.18:

- a)  $(0100\ 1000\ 0110\ 0111)_{BCD} = (4867)_{10} = (1001100000011)_2$
- b)  $(0011\ 0111\ 1000.0111\ 0101)_{BCD} = (378.75)_{10} = (101111010.11)_2$

1-19. \*Represent the decimal numbers 715 and 354 in BCD.

#### Solution 1.19:

$$(715)_{10} = (0111\ 0001\ 0101)_{BCD}$$

$$(354)_{10} = (0011\ 0101\ 0100)_{BCD}$$

1-28. Using the procedure given in Section 1-7, find the hexadecimal Gray code.

#### Solution 1.28:

# Gray Code for Hexadecimal Digits

Hex	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
Gray	0000	0001	0011	0010	0110	0111	0101	0100	1100	1101	1111	1110	1010	1011	1001	1000

$$\begin{array}{c}
\mathbf{0} \quad x_3 \, x_2 \, x_1 \, x_0 \\
\oplus \quad x_3 \, x_2 \, x_1 \, x_0 \\
G_3 G_2 G_1 G_0
\end{array}$$

- 2-1. \*Demonstrate by means of truth tables the validity of the following identities:
- (a) DeMorgan's theorem for three variables:

. . . . . .

$$\overline{XYZ} = \overline{X} + \overline{Y} + \overline{Z}$$

#### **Solution 2.1:**

(a)

X	Y	Z	XYZ	XYZ	$\overline{X}$ + $\overline{Y}$ + $\overline{Z}$
0	0	0	0	1	1
0	0	1	0	1	1
0	1	0	0	1	1
0	1	1	0	1	1
1	0	0	0	1	1
1	0	1	0	1	1
1	1	0	0	1	1
1	1	1	1	0	0

2-2. \*Prove the identity of each of the following Boolean equations, using algebraic manipulation:

(a) 
$$\overline{X}\overline{Y} + \overline{X}Y + XY = \overline{X} + Y$$

**(b)** 
$$\overline{A}B + \overline{B}\overline{C} + AB + \overline{B}C = 1$$

(c) 
$$Y + \overline{X}Z + X\overline{Y} = X + Y + Z$$

(d) 
$$\overline{X}\overline{Y} + \overline{Y}Z + XZ + XY + Y\overline{Z} = \overline{X}\overline{Y} + XZ + Y\overline{Z}$$

#### **Solution 2.2:**

(a) 
$$\overline{XY} + \overline{XY} + XY = (\overline{XY} + \overline{XY}) + (\overline{XY} + XY)$$
$$= \overline{X}(\overline{Y} + Y) + Y(\overline{X} + X)$$
$$= \overline{X} + Y$$

(c) 
$$Y + \overline{X}Z + X\overline{Y} = Y + X\overline{Y} + \overline{X}Z$$
$$= (Y + X)(Y + \overline{Y}) + \overline{X}Z$$
$$= Y + X + \overline{X}Z$$
$$= Y + (X + \overline{X})(X + Z)$$
$$= X + Y + Z$$

Computer Systems Laboratory

# 2-3. +Prove the identity of each of the following Boolean equations, using algebraic manipulation: (a) $AB\overline{C} + B\overline{C}\overline{D} + BC + \overline{C}D = B + \overline{C}D$

**(b)** 
$$WY + \overline{W}Y\overline{Z} + WXZ + \overline{W}X\overline{Y} = WY + \overline{W}X\overline{Z} + \overline{X}Y\overline{Z} + X\overline{Y}Z$$

(c) 
$$A\overline{D} + \overline{A}B + \overline{C}D + \overline{B}C = (\overline{A} + \overline{B} + \overline{C} + \overline{D})(A + B + C + D)$$

#### **Solution 2.3:**

(a) 
$$(C)$$

$$ABC + BCD + BC + CD$$

$$= ABC + B(C + D) + BC + CD$$

$$= ABC + BC + BD + BC + CD$$

$$= ABC + BC + BD + BC + CD$$

$$= ABC + B(C + C) + BD + CD$$

$$= ABC + B + BD + CD$$

$$= ABC + B + BD + CD$$

$$= B(1 + AC + D) + CD$$

$$= B + CD$$
(c)
$$AD + AB + CD + BC$$

$$= \overline{AD + AB + CD + BC}$$

$$= \overline{(AD + AB + CD + BC)}$$

$$= \overline{(AD + AB + CD + ABC)}$$

$$= \overline{(AD + AB + CD + BC)}$$

$$= \overline{(AD + AB + CD + ABC)}$$

$$= \overline{(AD + AB + C$$

2-6. Simplify the following Boolean expressions to expressions containing a minimum number of literals:

(a) 
$$\overline{A} \overline{C} + \overline{A}BC + \overline{B}C$$

**(b)** 
$$(\overline{A+B+C}) \cdot \overline{ABC}$$

(c) 
$$AB\overline{C} + AC$$

(d) 
$$\overline{A} \, \overline{B}D + \overline{A} \, \overline{C}D + BD$$

(e) 
$$(A + B)(A + C)(A\overline{B}C)$$

b) 
$$(\overline{A+B+C}) \bullet \overline{ABC}$$

$$= \overline{A} \overline{B} \overline{C} \bullet \overline{ABC}$$

$$= \overline{A} \overline{B} \overline{C} \bullet (\overline{A} + \overline{B} + \overline{C})$$

$$= \overline{A} \overline{B} \overline{C}$$

d) 
$$\overline{ABD} + \overline{ACD} + BD = D(\overline{AB} + B) + \overline{ACD}$$
$$= \overline{AD} + DB + \overline{ACD} = \overline{AD}(1 + \overline{C}) + DB$$
$$= \overline{AD} + DB = D(\overline{A} + B)$$

2-10. \*Obtain the truth table of the following functions, and express each function in sum-of-minterms and product-of-maxterms form:

#### Solution 2.10:

(a)

XYZ	F
000	0
001	0
010	0
011	1
100	0
101	1
110	1
111	1

(a) 
$$(XY + Z)(Y + XZ)$$
  
(b)  $(\overline{A} + B)(\overline{B} + C)$ 

(c) 
$$WX\overline{Y} + WX\overline{Z} + WXZ + Y\overline{Z}$$

$$F = (XY+Z)(Y+XZ)$$

$$= (X+Z)(Y+Z)(Y+X)(Y+Z)$$

$$= (X+Z)+Y\overline{Y})(Y+Z+X\overline{X})(Y+X+Z\overline{Z})$$

$$= (X+Y+Z)(X+Z+\overline{Y})(Y+Z+X)$$

$$(Y+Z+\overline{X})(Y+X+Z)(Y+X+\overline{Z})$$
POM
$$= (X+Y+Z)(X+\overline{Y}+Z)(\overline{X}+Y+Z)(X+Y+\overline{Z})$$
SOM
$$= \overline{X}YZ+X\overline{Y}Z+XY\overline{Z}+XYZ$$

# **Solution 2.10:**

(c)

XYZ	F
0000	0
0001	0
0010	1
0011	0
0100	0
0101	0
0110	1
0111	0
1000	0
1001	0
1010	1
1011	0
1100	1
1101	1
1110	1
1111	1

POM

$$\overline{WX}Y\overline{Z} + \overline{WX}Y\overline{Z} + W\overline{X}Y\overline{Z} + WX\overline{Y}\overline{Z} + WX\overline{Y}Z + WXY\overline{Z} + WXYZ$$

SOM

$$(W + X + Y + Z)(W + X + Y + \overline{Z})(W + X + \overline{Y} + \overline{Z})$$

$$(W + \overline{X} + Y + Z)(W + \overline{X} + Y + \overline{Z})(W + \overline{X} + \overline{Y} + \overline{Z})$$

$$(\overline{W} + X + Y + Z)(\overline{W} + X + Y + \overline{Z})(\overline{W} + X + \overline{Y} + \overline{Z})$$

2-11. For the Boolean functions E and F, as given in the following truth table:

- (a) List the minterms and maxterms of each function.
- (c) List the minterms of E + F and  $E \cdot F$ .
- (d) Express E and F in sum-of-minterms algebraic form.

#### Solution 2.11:

Е	F
0	1
1	0
1	1
0	0
1	1
0	0
1	0
0	1
	0 1 1 0 1 0

a) 
$$E = \sum m(1,2,4,6) = \prod M(0,3,5,7)$$
  $F = \sum m(0,2,4,7) = \prod M(1,3,5,6)$ 

$$F = \sum m(0,2,4,7) = \prod M(1,3,5,6)$$

c) 
$$E+F = \sum m(0,1,2,4,6,7)$$

$$E \bullet F = \sum m(2,4)$$

d) 
$$E = \overline{XYZ} + \overline{XYZ} + X\overline{YZ} + XY\overline{Z}$$
$$= \overline{XYZ} + X\overline{Z} + Y\overline{Z}$$

$$F = \overline{X}\overline{Y}\overline{Z} + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XYZ$$
$$= \overline{Y}\overline{Z} + \overline{X}\overline{Z} + XYZ$$

2-12. \*Convert the following expressions into sum-of-products and product-of-sums forms:

**(b)** 
$$\overline{X} + X(X + \overline{Y})(Y + \overline{Z})$$

#### Solution 2.11:

b) 
$$\overline{X} + X(X + \overline{Y})(Y + \overline{Z}) = (\overline{X} + X)(\overline{X} + (X + \overline{Y})(Y + \overline{Z}))$$
  

$$= (\overline{X} + X + \overline{Y})(\overline{X} + Y + \overline{Z}) \text{ p.o.s.}$$

$$= (1 + \overline{Y})(\overline{X} + Y + \overline{Z}) = \overline{X} + Y + \overline{Z} \text{ s.o.p.}$$


#### 2-15. \*Optimize the following Boolean expressions using a map:

(a) 
$$\overline{X}\overline{Z} + Y\overline{Z} + XYZ$$

**(b)** 
$$\overline{A}B + \overline{B}C + \overline{A}\overline{B}\overline{C}$$

(c) 
$$\overline{A}\overline{B} + A\overline{C} + \overline{B}C + \overline{A}B\overline{C}$$

#### Solution 2.15:




2-17. Optimize the following Boolean functions, using a map:

(a) 
$$F(W, X, Y, Z) = \Sigma m(0, 1, 2, 4, 7, 8, 10, 12)$$


(b) 
$$F(A, B, C, D) = \Sigma m(1, 4, 5, 6, 10, 11, 12, 13, 15)$$

#### Solution 2.17:



$$F = \bar{Y}\bar{Z} + \bar{X}\bar{Z} + \bar{W}\bar{X}\bar{Z} + \bar{W}XYZ$$

b) 
$$F = B\overline{C} + \overline{A} \overline{CD} + \overline{ABD} + ACD + A\overline{BC}$$




2-19. \*Find all the prime implicants for the following Boolean functions, and determine which are essential:

- (a)  $F(W, X, Y, Z) = \sum m(0, 2, 5, 7, 8, 10, 12, 13, 14, 15)$
- **(b)**  $F(A, B, C, D) = \sum m(0, 2, 3, 5, 7, 8, 10, 11, 14, 15)$
- (c)  $F(A, B, C, D) = \sum m(1, 3, 4, 5, 9, 10, 11, 12, 13, 14, 15)$

#### Solution 2.19:

- a)  $Prime = XZ, WX, \overline{XZ}, W\overline{Z}$  $Essential = XZ, \overline{XZ}$
- **b)**  $Prime = CD, AC, \overline{BD}, \overline{A}BD, \overline{B}C$  $Essential = AC, \overline{BD}, \overline{A}BD$
- c)  $Prime = AB, AC, AD, B\overline{C}, \overline{B}D, \overline{C}D$  $Essential = AC, B\overline{C}, \overline{B}D$




2-22. \*Optimize the following expressions in (1) sum-of-products and (2) product-of-sums forms:

(a) 
$$A\overline{C} + \overline{B}D + \overline{A}CD + ABCD$$

#### Solution 2.22:

(1) SOP: 
$$A\overline{C} + CD + \overline{B}D$$
  
 $= A(\overline{C} + BCD) + \overline{B}D + \overline{A}CD$   
 $= A\overline{C} + ABD + \overline{B}D + \overline{A}CD$   
 $= A\overline{C} + AD + \overline{B}D + \overline{A}CD$   
 $= A\overline{C} + AD + \overline{B}D + CD$   
 $= A\overline{C} + AD + CD + \overline{B}D$   
 $= A\overline{C} + CD + \overline{B}D$ 

(2) POS: 
$$(\overline{C} + D)(A + D)(A + \overline{B} + C)$$




2-25. \*Optimize the following Boolean functions F together with the don't-care conditions d. Find all prime implicants and essential prime implicants, and apply the selection rule.


- (a)  $F(A, B, C) = \Sigma m$  (3, 5, 6),  $d(A, B, C) = \Sigma m$  (0, 7)
- (b)  $F(W, X, Y, Z) = \sum_{i=1}^{n} (0, 2, 4, 5, 8, 14, 15), d(W, X, Y, Z) = \sum_{i=1}^{n} (7, 10, 13)$
- (c)  $F(A, B, C, D) = \Sigma m$  (4, 6, 7, 8, 12, 15),  $d(A, B, C, D) = \Sigma m(2, 3, 5, 10, 11, 14)$

#### Solution 2.25:


(a) Primes: AB, AC, BC,  $\bar{A}\bar{B}\bar{C}$ ; Essential: AB, AC, BC; F = AB + AC + BC



- (b) Primes:  $\bar{X}\bar{Z}$ , XZ,  $\bar{W}X\bar{Y}$ , WXY,  $\bar{W}\bar{Y}\bar{Z}$ ,  $WY\bar{Z}$ Essential:  $\bar{X}\bar{Z}$  $F = \bar{X}\bar{Z} + \bar{W}X\bar{Y} + WXY$
- (c) Primes:  $\overline{AB}$ , C,  $A\overline{D}$ ,  $B\overline{D}$ Essential: C,  $A\overline{D}$  $F = C + A\overline{D}$  ( $B\overline{D}$  or  $\overline{AB}$ )



2-29. \*The NOR gates in Figure 2-39 have propagation delay  $t_{\rm pd}$  = 0.073ns and the inverter has a propagation delay  $t_{\rm pd}$  = 0.048ns. What is the propagation delay of the longest path through the circuit ?




#### Solution 2.29:

The longest path is from input C or  $\overline{D}$ .

longest delay = 0.073 ns + 0.073 ns + 0.048 ns + 0.073 ns = 0.267 ns

- 2-30. The waveform in Figure 2-40 is applied to an inverter. Find the output of the inverter, assuming that
  - (a) It has no delay.
  - (b) It has a transport delay of 0.06 ns.
  - (c) It has an inertial delay of 0.06 ns with a rejection time of 0.04 ns.


#### Solution 2.30:



- 2-31. Assume that tpd is the *average* of  $t_{PHL}$  and  $t_{PLH}$ . Find the delay from each input to the output in Figure 2-41 by
- (a) Finding  $t_{\rm PHL}$  and  $t_{\rm PLH}$  for each path, assuming  $t_{\rm PHL} = 0.20$  ns and  $t_{\rm PLH} = 0.36$  ns for each gate. From these values, find  $t_{\rm pd}$  for each path.
  - (b) Using  $t_{pd} = 0.28$  ns for each gate.
  - (c) Compare your answers from parts (a) and (b) and discuss any differences.

#### Solution 2.31:

	(a)	(b)
path	Delay t <sub>pd</sub>	Delay t <sub>pd</sub>
С	1.12ns	1.12ns
D	1.12ns	1.12ns
$\overline{B}$	0.84ns	0.84ns
A	0.56ns	0.56ns
В	0.56ns	0.56ns
C	0.56ns	0.56ns



(c) They are the same.

3-7. +A traffic light control at a simple intersection uses a binary counter to produce the following sequence of combinations on lines A, B, C, and D: 0000, 0001, 0011, 0010, 0110, 0111, 0101, 0100, 1100, 1101, 1111, 1110, 1010, 1011, 1001, 1000. After 1000, the sequence repeats, beginning again with 0000, forever. Each combination is present for 5 seconds before the next one appears. These lines drive combinational logic with outputs to lamps RNS (rednorth/south), YNS (yellow-north/south), GNS (green-north/south), REW (red-east/west), YEW (yellow-east/west), and GEW (green-east/west). The lamp controlled by each output is ON for a 1 applied and OFF for a 0 applied. For a given direction, assume that green is on for 30 seconds, yellow for 5 seconds, and red for 45 seconds. (The red intervals overlap for 5 seconds.) Divide the 80 seconds available for the cycle through the 16 combinations into 16 intervals and determine which lamps should be lit in each interval based on expected driver behavior.

Assume that, for interval 0000, a change has just occurred and that GNS = 1, REW = 1, and all other outputs are 0.

Design the logic to produce the six outputs using AND and OR gates and inverters.

时序电路转化实现方案: 计数器+组合电路 七段显示器动态扫描显示就是这种实现方案

# Solution 3.7:


- 1. Analyzes Causality of events, Determine Input/ Output variable
- 2. Defining meaning of the logical variables & Assignment
- 3. Lists the Truth table (80/5=16)


ABCD	GNS	YNS	RNS	GEW	YEW	REW
0000	1	) 0	0	0	0	1
0001	1	0 0	0	0	0	1
0011	1		0	0	0	1
0010	1	$\begin{bmatrix} \times & 0 \\ 0 & 1 \end{bmatrix}$	0	0	0	1
0110	1	$   \mathfrak{S}   _{\mathfrak{S}} = 0$	0	0	0	1
0110	1	J 0	0	0	0	1
0101	0	1	0	0	0	1
0100	0	0 (	1	0	0	1
1100	0	0	1	1	) 0	0
1101	0	0	1	1	<u>0</u> 0	0
1111	0	0 ×	1	1	$\begin{bmatrix} \begin{bmatrix} 1 \\ 1 \end{bmatrix} \end{bmatrix}$	0
1110	0	0 Ĝ	1	1	9 0 × 0	0
1010	0	0	1	1	$0$ $\approx$ 0	0
1011	0	0.5	1	1	J 0	0
1001	0	0	1	0	1	0
1000	0	0	1	0	0	1


Computer Systems Laboratory


# **Solution 3.7-Continue before**


- 4. To write logic expression (Minterm or Appropriate form)
- 5. Logical connection diagram or HDL description














3-8. Design a combinational circuit that accepts a 3-bit number and generates a 6-bit binary number output equal to the square of the input number.

#### Solution 3.8:

1~2: skip

3. Lists the Truth table

ABC	<b>S5</b>	<b>S4</b>	<b>S3</b>	<b>S2</b>	<b>S1</b>	S0
000	0	0	0	0	0	0
0 0 1	0	0	0	0	0	1
010	0	0	0	1	0	0
0 1 1	0	0	1	0	0	1
100	0	1	0	0	0	0
101	0	1	1	0	0	1
110	1	0	0	0	0	0
111	1	1	0	0	0	1

4. To write logic expression

$$S0 = C$$

$$S1 = 0$$

$$S2 = B\overline{C}$$

$$S3 = \overline{A}BC + A\overline{B}C$$

$$S4 = A\overline{B} + AC$$

$$S5 = AB$$

5. Logical connection diagram or HDL description(skip)

3-11. A traffic metering system for controlling the release of traffic from an entrance ramp onto a superhighway has the following specifications for a part of its controller. There are three parallel metering lanes, each with its own stop (red), go (green) light. One of these lanes, the car pool lane, is given priority for a green light over the other two lanes. Otherwise, a "round robin" scheme in which the green lights alternate is used for the other two (left and right) lanes. The part of the controller that determines which light is to be green (rather than red) is to be designed. The specifications for the controller follow:

#### **Inputs**

```
PS Car pool lane sensor (car present: 1; car absent: 0)
LS Left lane sensor (car present: 1; car absent: 0)
RS Right lane sensor (car present: 1; car absent: 0)
RR Round robin signal (select left: 1; select right: 0)

Outputs

PL Car pool lane light (green: 1; red: 0)

LL Left lane light (green: 1; red—0)
RL Right lane light (green—1; red: 0)

round robin
```

# Solution 3.11:

1~2: skip

3. Lists the Truth table

PS	LS	RS	RR	PL	LL	RL
0	0	0	0	0	0	0
0	0	0	1	0 <b>n</b> 0	cat 0	0
0	0	1	0	0	0	right 1 car
0	0	1	1	0	0	1
0	1	0	0	0	1 <sub>car</sub>	0
0	1	0	1	0	Leri	0
0	1	1	0	0	0 1round	robin 1
0	1	1	1	0	1roullo	0
1	0	0	0	1 )	0	0
1	0	0	1	1	0	0
1	0	1	0	1 ≥	0	0
1	0	1	1	1	0	0
1	1	0	0	1 (id	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1ノ	0	0

# **Solution 3.11-Continue before**


4. To write logic expression (Minterm or Appropriate form)

$$PL = PS$$

$$LL = \overline{PSLSRS} + \overline{PSLSRR}$$

$$RL = \overline{PSLSRS} + \overline{PSRSRR}$$

5. Logical connection diagram or HDL description



3-13. Design a circuit to implement the following pair of Boolean equations:

$$F = A(C\overline{E} + DE) + \overline{A}D;$$
  $G = B(C\overline{E} + DE) + \overline{B}C$ 


To simplify drawing the schematic, the circuit is to use a hierarchy based on the factoring shown in the equation. Three instances (copies) of a single *hierarchical circuit* component *made up* of two AND gates, an OR gate, and an inverter are to be used.

Draw the logic diagram for the hierarchical component and for the overall circuit diagram using a symbol for the hierarchical component.

#### Solution 3.13:


1) hierarchical circuit

2) symbol of hierarchical



# **Solution 3.13-Continue before**

3) Logical circuit to implement with Hierarchical Block



3-14. A hierarchical component with the function is to be used along with inverters to implement the following equation:

$$H = \bar{X}Y + XZ$$

$$G = \bar{A}\bar{B}C + \bar{A}BD + A\bar{B}\bar{C} + AB\bar{D}$$

The overall circuit can be obtained by using **Shannon's expansion** theorem,

$$F = \overline{X} \cdot F_0(X) + X \cdot F_1(X)$$


where  $F_0(X)$  is F evaluated with variable X = 0 and  $F_1(X)$  is F evaluated with variable X = 1. This expansion F can be implemented with function H by letting  $Y = F_0$  and  $Z = F_1$ . The expansion theorem can then be applied to each of  $F_0$  and  $F_1$  using a variable in each, preferably one that appears in both true and complemented form. The process can then be repeated until all  $F_i$ 's are single literals or constants.

For G, use X = A to find  $G_0$  and  $G_1$  and then use X = B for  $G_0$  and  $G_1$ . Draw the top-level diagram for G using H as a hierarchical component.

# Solution 3.14:

$$G = \overline{A}\overline{B}C + \overline{A}BD + A\overline{B}\overline{C} + AB\overline{D}$$
$$= \overline{A}(\overline{B}C + BD) + A(\overline{B}\overline{C} + B\overline{D})$$

$$H = \bar{X}Y + XZ$$



3-16. Perform technology mapping to NAND gates for the circuit in Figure 3-54. Use cell types selected from: Inverter (n = 1), 2NAND, 3NAND, and 4NAND, as defined at the beginning of Section 3-2.

#### Solution 3.16:


$$G = (AB + CD + E)F$$

$$= \overline{(AB + CD + E)F}$$

$$= \overline{AB} \cdot \overline{CD} \cdot \overline{E} + \overline{F}$$

$$= \overline{\overline{AB}} \cdot \overline{CD} \cdot \overline{E} \cdot F$$

$$= \overline{\overline{\overline{AB}} \cdot \overline{CD} \cdot \overline{E}} \cdot F$$



3-27. A home security system has a master switch that is used to enable an alarm, lights, video cameras, and a call to local police in the event one or more of six sets of sensors detects an intrusion. In addition there are separate switches to enable and disable the alarm, lights, and the call to local police. The inputs, outputs, and operation of the enabling logic are specified as follows:

#### Inputs

```
S_i, i = 0, 1, 2, 3, 4, 5: signals from six sensor sets (0 = intrusion detected, 1 = no intrusion detected)
```

M: master switch (0 = security system enabled, 1 = security system disabled)

A: alarm switch (0 = alarm disabled, 1 = alarm enabled)

L: light switch (0 = lights disabled, 1 = lights enabled)

P: police switch (0 = police call disabled, 1 = police call enabled)

#### **Outputs**

```
A: alarm (0 = alarm on, 1 = alarm off);
```

L: lights (0 = lights on, 1 = lights off)

V: video cameras (0 = video cameras off, 1 = video cameras on)

C: call to police (0 = call off, 1 = call on)

## Solution 3.27:

#### **Operation**

If one or more of the sets of sensors detect an intrusion and the security system is enabled, then outputs activate based on the outputs of the remaining switches. Otherwise, all outputs are disabled.

Find a minimum-gate-input cost realization of the enabling logic using AND and OR gates and inverters.

$$A = (S_0 \cdot S_1 \cdot S_2 \cdot S_3 \cdot S_4 \cdot S_5) + M$$

$$L = A$$

$$V = \overline{A} = \overline{(S_0 \cdot S_1 \cdot S_2 \cdot S_3 \cdot S_4 \cdot S_5) + M}$$

$$C = V$$

$$S_5 = S_4 = S_2 = S_3 = S_2 = S_3 = S_4 = S_5$$

$$S_1 = S_0 = S_3 = S_3 = S_3 = S_4 = S_5$$

$$S_2 = S_3 = S_3 = S_3 = S_4 = S_5$$

$$S_3 = S_3 = S_3 = S_4 = S_5$$

$$S_1 = S_3 = S_4 = S_5 = S_5$$

$$S_2 = S_4 = S_5 = S_5 = S_5$$


$$S_3 = S_4 = S_5 = S_5 = S_5$$

$$S_1 = S_0 = S_5 = S_5 = S_5$$


$$S_2 = S_1 = S_0 = S_5 = S_5$$

$$S_1 = S_0 = S_0 = S_0 = S_0$$

3-28. Design a 4-to-16-line decoder using two 3-to-8-line decoders and 16 2-input AND gates.




3-29. Design a 4–to–16-line decoder with enable using five 2–to–4-line decoders with enable as shown in Figure 3-16.



- 3-37. Design an 8-to-1-line multiplexer
  - (a) using a 3-to-8-line decoder and an  $8 \times 2$  AND-OR.
- **(b)** Repeat part (a), using two 4–to–1-line multiplexers and one 2-to-1-line multiplexer.

#### Solution 3.29:



3-44. A combinational circuit is defined by the following three Boolean functions:

$$F1 = \overline{X + Z} + XYZ$$

$$F2 = \overline{X + Z} + \overline{X}YZ$$

$$F3 = X\overline{Y}Z + \overline{X + Z}$$

Design the circuit with a decoder and external OR gates.


#### Solution 3.44:

转换为最小项表达式SOP

$$F1 = \overline{X + Z} + XYZ$$
$$= \overline{XYZ} + \overline{XYZ} + XYZ$$

$$F2 = \overline{X + Z} + \overline{X}YZ$$
$$= \overline{X}\overline{Y}\overline{Z} + \overline{X}Y\overline{Z} + \overline{X}YZ$$

$$F3 = X\overline{Y}Z + \overline{X + Z}$$
$$= \overline{X}\overline{Y}\overline{Z} + \overline{X}Y\overline{Z} + X\overline{Y}Z$$




#### 3-47. \*Implement the Boolean function

$$F(A, B, C, D) = \Sigma m(1, 3, 4, 11, 12, 13, 14, 15)$$


with a 4–to–1-line multiplexer and external gates. Connect inputs A and B to the selection lines. The input requirements for the four data lines will be a function of the variables C and D. The values of these variables are obtained by expressing F as a function of C and D for each of the four cases when AB = 0.0, 0.1, 1.0, and 1.1. These functions must be implemented with external gates.

#### Solution 3.44:



3-50. \*The logic diagram of the first stage of a 4-bit adder, as implemented in integrated circuit type 74283, is shown in Figure 3-58. Verify that the circuit implements a full adder.

# Solution 3.50:



3-51. \*Obtain the 1s and 2s complements of the following **unsigned binary numbers**: 10011100, 10011101, 10101000, 00000000, and 10000000.

Unsigned	1001 1100	1001 1101	1010 1000	0000 0000	1000 0000
1's Complement	0110 0011	0110 0010	0101 0111	1111 1111	0111 1111
2's Complement	0110 0100	0110 0011	01/11/000	0000 0000	1000 0000

# Is that right

Obtain the 1s and 2s complements of the following **signed binary** numbers:

negative number	-1001 1100	-1001 1101	-1010 1000	-0000 0000	-1000 0000
1's Complement	<b>1</b> 0110 0011	<b>1</b> 0110 0010	<b>1</b> 0101 0111	<b>1</b> 1111 1111	<b>1</b> 0111 1111
2's Complement	<b>1</b> 0110 0100	<b>1</b> 0110 0011	<b>1</b> 0101 1000	0000 0000	<b>1</b> 1000 0000

#### With 16-bit machine:

negative number	1's Complement	2's Complement
-10011100	1111111101100011	1111111101100100
-10011101	1111111101100010	<b>11111111</b> 01100011
-10101000	1111111101010111	<b>11111111</b> 01011000
-00000000	<b>11111111</b> 11111111	000000000000000
-10000000	<mark>11111111</mark> 01111111	1111111110000000

3-52. Perform the indicated subtraction with the following unsigned binary numbers by taking the 2s complement of the subtrahend:

(a) 11010 – 10001

(b) 11110 - 1110

(c) 11111110 – 11111110

(d) 101001 – 101

#### Solution 3.52:

b) 11110

c) 1111110

d) 101001

01001

10010 10000

0000000

+ 0000010

100100

+ 111011

3-59. Design a combinational circuit that compares two 4-bit unsigned numbers A and B to see whether B is greater than A. The circuit has one output X, so that X = 1 if A < B and X = 0 if  $A \ge B$ .

#### Solution 3.59:

a. Design 1 bit comparator:

$$A_i > B_i$$
  $Z_i = A_i \overline{B}_i$   
 $A_i = B_i$   $Y_i = \overline{A_i \overline{B}_i} + B_i \overline{\overline{A}}_i$ 

 Ai
 Bi
 Ai> Bi
 Ai= Bi
 Ai< Bi</th>

 0
 0
 0
 1
 0

 0
 1
 0
 0
 1

 1
 0
 1
 0
 0

 1
 1
 0
 1
 0

Yi

Wi

Zi

b. 4-bit comparator comparator  $A_i < B_i$   $W_i = B_i \overline{A_i}$  ant

if  $A_i < B_i$ ,  $(\overline{A}_i B_i = 1)$  and all j > i,  $A_j = B_j$   $(\overline{A}_j \overline{B}_j + A_j B_j = 1)$ , then A < B.


A3 < B3	A3=B3 & A2 < B2	A3 = B3, A2 = B2 & A1 < B1	A3 = B3, $A2 = B2$ , $A1=1$ & $A0 < B0$	X
1	X	X	X	1
	1	X	x	1
		1	x	1
			1	1
				0

## **Solution 3.59-Continue before**

c. expression

$$\begin{split} X &= \overline{A}_3B_3 + (A_3B_3 + \overline{A}_3\overline{B}_3)\overline{A}_2B_2 + (A_3B_3 + \overline{A}_3\overline{B}_3)(A_2B_2 + \overline{A}_2\overline{B}_2)\overline{A}_1B_1 \\ &+ (A_3B_3 + \overline{A}_3\overline{B}_3)(A_2B_2 + \overline{A}_2\overline{B}_2)(A_1B_1 + \overline{A}_1\overline{B}_1)\overline{A}_0B_0 \end{split}$$

d. Circuit diagram



• 解法二:用串行加法器构造电路A-B,即在B上加非门, $C_0$ 接1,在 $C_4$ 上加非门作为X。

•

0

• 解法三:用串行加法器构造电路B-A-1,即在A上加非门,C<sub>0</sub>接0,将C<sub>4</sub>作为X



# THANKS!