A One-Line-Latency Vision Enhancement Terminal

PYNQ-Z2 | real-time enhancement for low-light imaging | 2026 Embedded Chip & System Design Competition, AMD track, self-selected topic (junior group) | Zynq-7000 XC7Z020 | Vivado / Vitis HLS 2026.1

Motivation

Night and dim-light imaging - surveillance, inspection, forensics, automotive night vision, industrial and microscopy work - operates on frames that are dark and low in contrast. Phone/PC pipelines take 100-300 ms from capture to display, which shows as lag and smear once the scene moves. Here the key metric is end-to-end latency, not frame rate, so the whole enhancement chain sits inside the pixel stream with no frame buffer.

Architecture

Main path: PS frame -> VDMA -> enhance -> pixel_unpack -> HDMI OUT, with the kernel sitting in the live pixel stream; measured 21 pixel clocks on the board, seven presets switched while video keeps running.
The frame source is the VDMA because this board's HDMI output only works at 640x480 (800x600/720p/1080p consume no frames; the stock bitstream behaves identically - the pins are unbuffered), while the HDMI input IP cannot run at 640x480. With no common mode, frames come from DDR and the kernel still processes real pixels.
The enhance kernel runs local contrast -> tone curve -> binarise/invert -> split screen, all integer, one pixel per clock; 59 configuration bits are driven from the PS at run time.
Verification path: PS <-> DDR <-> AXI DMA <-> operator, readable back, so bit-exact checks need no display.
Three rotating line buffers plus per-row 3-tap shift registers give each buffer one read and one write per pixel, which is what fits II = 1 into a dual-port BRAM.

Operators

enhance: 3 BRAM, 2 DSP, 2168 FF, 1659 LUT (3%), II = 1, estimated Fmax 194.59 MHz at 7 ns. The operator family behind it - Sobel, 3x3 Gaussian, 3x3 sharpen - is hand-written HLS too (II = 1, 194.6 MHz, under 1.1k LUT each), and colour-space conversion reuses PYNQ's verified color_convert IP instead of being rewritten.

Correctness

enhance passes C simulation against an independently written C++ golden model in two configurations (contrast+split, and tone+binarise+invert+mono): 9216 beats each, 0 errors. Through the AXI-DMA path, all eight presets are compared channel by channel with the numpy model: 0 mismatches out of 2,764,800 channels each, at 15.6 ms per frame. A second pair of counters brackets the kernel and stamps the first beat in and out: the measured pipeline latency is 16 pixel clocks, i.e. 160 ns at 100 MHz - about 1% of a 720p60 line, which is what having no frame buffer buys. Border policy (horizontal replicate, vertical line-buffer state) is defined once and shared by hardware, testbench and Python model, which is why the comparison can use zero tolerance.

What Made It Work - and What Did Not


A free-running kernel (ap_ctrl_none) never drains its pipeline when the input stops, so an AXI-DMA transfer can never close and the DMA path needs a bounded variant (ap_ctrl_hs plus a pixel count). The same property bit the other way: HLS registers loop-invariant inputs in the pipeline prologue, so six of nine configuration parameters froze at power-up (see binarize_read_reg_* in the netlist). A gate lets the PS reset only the kernel through a spare configuration bit, so the preset is re-sampled - that is how seven presets switch live.

Reusable PYNQ Skills and Reproducibility

Four board-independent skills ship with the project: overlay handoff linting (.hwh), bit-exact image comparison, measurement collection with PS-vs-PL table generation, and AXI-DMA helpers with cache maintenance and timeouts. Each documents scope, usage, failure modes and what was verified. Everything is scripted: a clean machine rebuilds both bitstreams with two commands.

Operator Family on the DMA Path (same board, same 1280x720 image)

Measured	PS (Cortex-A9, numpy)	PL (Zynq + DMA)
enhance, 8 presets	-	15.6 ms, 0/2.76M wrong
Pipeline latency	-	16 clocks = 160 ns
Sobel frame time	**3108.4 ms**	**15.8 ms (196.7x)**



Captures (right: split)

Tool versions: Vivado / Vitis HLS 2026.1, PYNQ 3.1.1 image, device xc7z020clg400-1. Repository: README.md, docs/ (docs/hdmi_status.md records the HDMI measurements and the two hardware limits), report/design_report.md, report/comparison.md.