ADVIS: A Scalable Formal Approach for Correctness-Assured Hardware/Software Co-Design


Jin Yang, Ph.D., Sr. Principal Engineer
Jeremy Casas, Zhenkun Yang
Intel Labs IDP Strategic CAD Labs
October 2023




Outline

- Why Correctness Assurance Is Critical
- Scalable Correctness Assurance Approach with An Example
- Summary of Key Points

Moore's Inflection








DARPA 2018


- Exponential design cost impeding rapid pace of innovations
- Functional verification major cost (as high as 75%) w/ no solution in sight

Industry Trends (SIEMENS Wilson Research Group 2022)









Computer Bugs Have Real Consequences

Sandy Bridge Bug 2X Costly as Pentium Math Bug



By Douglas Perry published January 31, 2011

The FDIV bug was a catastrophic design flaw in the original Pentium (P5) ... ended up paying about \$475 million in total. more than 3000 engineers ... testing new chip designs usually for at least 9 months before a chip is ... released. With a \$700 million bill and the stock market fallout still to be seen, Intel may be looking into ways on how to improve its quality control system

Intel's Sapphire Rapids Had 500 Bugs, Launch Window Moves Further



By Anton Shilov published August 01, 2022

Someone call pest control.

Intel has delayed the release of its 4th Generation Xeon Scalable "Sapphire Rapids" processor for a number of times ... According to Igor's Lab, Sapphire Rapids had about 500 bugs that required the company 12 steppings to fix them.

Financial impact, safety, security, human lives

- 1985 1987 Therac-25 medical accelerator malfunctions and delivers lethal radiation doses, ... at least 5 patients die; others are seriously injured
- 1991 Patriot Missile failed to intercept a missile due to miscalculation, ... leading to 28 US soldier' deaths
- 1996 Ariane 5 explored immediately after the lunch due to an error in the onboard computer, costing \$7b dollars
- 2012 Knight Capital lost \$0.5b dollars in half an hour due to a computer glitch ... stock plunged by ~70% in two days
- 2015 A SW vulnerability in Boeing's 787 Dreamliner has the potential to cause pilots to lose control of the aircraft.
- 2019 a debugging mode had an undocumented feature on Intel PCHs, which made the mode accessible with a normal motherboard possibly leading to a vulnerability
- 2022 Intel's SGX has been breached yet again, ... spills users' most sensitive secrets in seconds from SGX enclaves.
- 07/2021 10/2022, DoT reported 605 crashes involving vehicles equipped with advanced driver assistance systems
-







Correctness assurance is increasingly critical in a ubiquitous computing world

Intel Labs | The Future Begins Here intel

Design and Verification Paradigm Shift


- Raise levels of SW/HW co-design abstraction to applications and refine down to implementation
 - Reduce design complexity and improve design efficiency
- Incremental verification tightly integrated with principled correct-bycomposition design
 - Ensure correctness as first-class requirement

End-to-End Design Flow w/ Correctness Assurance

- Starting with applications
- Architecture spec, design and exploration with correctness assurance
- Incremental, composable microarchitecture spec, design and exploration with correctness assurance
- Seamless HW/SW co-design and exploration, using HLS to generate HW
- Verified parametric design libraries and correct-bycomposition integration




- >>10x productivity improvement
- >>10x functional bug reduction



Opportunity: DARPA DPRIVE


A FHE HW accelerator co-designed and optimized across the full stack ... that can be formally verified within minutes to hours



Shadowed Research

- Paper and pencil conceptual design
- ADVIS research prototype development
- PoC of key ADVIS ideas on the accelerator
- Show impact on current design approach even with partial results

FHE Accelerator Design




Conceptual SW/HW Co-Design: Application API



Decision 1: A large word size accelerator to reduce FHE computational runtime


Intel Labs | The Future Begins Here

Conceptual SW/HW Co-Design: FHE to Poly Translation



Semantics-preserving program transformer


Conceptual SW/HW Co-Design: End-to-End



Intel Labs | The Future Begins Here intel.

Mathematical Foundation: Program Transformation

■ Program: $P = P_0 @ P_1 ... P_{k-1} @ P_k ... @ P_n$



- Program Transformer: TF_k is a transformer, if \forall P and \forall state s, $run(P, s) \equiv run(P', s)$
- Theorem: Fetch, Branch Prediction, Data Localization (cache, scratch buffers, RFs), OOO Scheduler, ... are program transformers

Mathematical Foundation: Transformer Composition

Theorem: If TF₁ and TF₂ are transformers, then so are the following

- non-deterministic selection TF = TF₁ | TF₂
- sequential composition TF = TF₁; TF₂
- for any condition c, $TF = if(c) TF_1$ or $TF = if(c) TF_1$ else TF_2
- parallel composition TF = TF₁ || TF₂ if range(TF₁) \cap range(TF₂)={}

```
Alloc/Dealloc

Register File

Pred.

Register File


Expression OOO Degenerated Execution


EXEC
```


```
uProc():
   Repeat
    Fetch() n times ||
    Decode() m times ||
    Rename() k times ||
    O00() p times ||
   Retire() q times
```

Correctness-Assured Algorithmic Refinement

NTT Refinement in Assembler







Montgomery Reduction in Butterfly

```
Baseline Montgomery

Multi-word Montgomery


Optimized Montgomery
```

```
method REDC(
    R: nat, R: nat, // R: auxiliary modulus, R' = (R^-1)
    N: nat, N': nat, // N: the modulus, N·N' = -1 (mod R)
    T: nat)
    // Input to be reduced
    returns (S: nat) // Output after the reduction
    requires 0 < R ^ 0 < R' ^ 0 < N ^ 0 < N' ^ N < R ^ T < N * R
    requires R * R' % N == 1 % N
    requires R * R' % N == 1 % N
    remaires S < N
    ensures S < N
    ensures S < N
    ensures T % R * N' % R;
    van t: nat = T % R * N' % R;
    S = ift 2 N then t - N else t;
}
```


```
R: nat, R': nat, // R: auxiliary modulus, R' = (R^{-1}) N: nat, N': nat, n: nat, // modulus, N·N' = -1 (mod R) T: nat, BASE: uint) // Input with BASE to be reduced returns (S: nat) // Output after the reduction
                                   // R: auxiliary modulus, R' = (R^{-1})
         requires n > 0 A N > 0 A N' > 0 A R' > 0 A T > 0
         requires 0 < N < Pow(BASE, n)
         requires R == Pow(BASE, n)
         requires R * R' % N == 1 % N
         requires IsCoPrime(N, BASE)
         requires IsCoPrime(R, N)
         requires N * N' % BASE == -1 % BASE
         requires T < N * R
         ensures S < N
          ensures S % N == T * R' % N
\equiv
         var a: nat = T:
         for i: nat = 0 to n {
           var ui: uint := a % BASE * N' % BASE;
a := a + ui * N;
            a == a / BASE();
         S := if a \ge N then a - N else a;
```

```
R: nat, R': nat, // R: auxiliary modulus, R' = (R<sup>-1</sup>) N: nat, N': nat, n: nat, // modulus, N·N' = -1 (mod R) T: nat, BASE: uint) // Input with BASE to be reduced
returns (S: nat) // Output after the reduction
requires n > 0 \land N > 0 \land N' > 0 \land R' > 0 \land T > 0
requires 0 < N < Pow(BASE, n)
requires R == Pow(BASE, n)
 requires R * R' % N == 1 % N
requires IsCoPrime(N, BASE)
requires IsCoPrime(R. N)
requires N * N' % BASE() == -1 % BASE
// additional preconditions for the optimizations requires \exists k; nat \cdot N == k * BASE + 1
ensures S % N == T * R' % N
var k: nat :| k * BASE() + 1 == N;
 for i: nat = 0 to n {
  var ah, a0 := a / BASE(), a % BASE();
var carry := if a0 == 0 then 0 else 1;
   a := ah + TwosCpl(a0) * k + carry;
S := if a ≥ N then a - N else a;
```

Research Prototype



FHE Accelerator Proof-of-Concept Results



- Micro-architecture modeling in Python + HeteroCL
 - 1 pers.-wk initial, < 1 pers.-day incremental, way ahead of RTL schedule
 - Only model to run workloads w/ cycle estimate within 4% of VCS
 - Caught functional failures and read-after-write hazards
 - Reference model for FV and accelerator emulation
- Manual CE RTL formally verified in Dafny + Forte
 - < 1 hr. runtime, TAT in a few days to weeks, 30+ issues found
- RTL generated with Cadence Stratus HLS
 - Monolithic model: 200 MHz ,100K nm² tile, ~25M gate
 - ~40 min initial run, ~5 min incr. run
- Ongoing and future work
 - Modeling and verification of SW/compiler transformers
 - Modular HLS and integration

Summary of Key Points

- Correctness must be a first principle
- Raise level of abstraction to SW, generating RTL
- Design for correctness with precisely defined intents
 - Transformation based design and composition
 - Language/IR for capturing intents
- Scalable integrated verification approach
 - Incremental intent verification
 - Correct-by-construction composition

Intel Labs | The Future Begins Here intel

References

- J. Yang, Z. Yang, J. Casas, S. Ray, "Correct-by-Construction Design of Custom Accelerator Microarchitectures", IEEE Transactions on Computers
- J. Yang, Z. Yang, J. Casas, "A Scalable Formal Approach for Correctness-Assured Hardware Design", invited paper, DAC 2023
- J. Casas, Z. Yang, W. Wang, J. Yang, A. Godbole, "Towards A Formally Verified Fully Homomorphic Encryption Compute Engine", DAC 2023
- S. Ray, K. Hao, F. Xie, and J. Yang, "Formal Verification for High-Assurance Behavioral Synthesis", ATVA 2009
- K. Hao, S. Ray, F. Xie, and J. Yang, "Optimizing Equivalence Checking for Behavioral Synthesis", DATE 2012

#