


HW-V7T-VC7215
VIRTEX-7 FFG1927
MGT CHARACTERIZATION BOARD


DISCLAIMER:


XILINX IS DISCLOSING THIS USER GUIDE, MANUAL, RELEASE NOTE, SCHEMATIC, AND/OR SPECIFICATION (THE "DOCUMENTATION") TO YOU SOLELY FOR USE IN THE DEVELOPMENT OF DESIGNS TO OPERATE WITH XILINX HARDWARE DEVICES. YOU MAY NOT REPRODUCE, DISTRIBUTE, REPUBLISH, DOWNLOAD, DISPLAY, POST, OR TRANSMIT THE DOCUMENTATION IN ANY FORM OR BY ANY MEANS INCLUDING, BUT NOT LIMITED TO, ELECTRONIC, MECHANICAL, PHOTOCOPYING, RECORDING, OR OTHERWISE, WITHOUT THE PRIOR WRITTEN CONSENT OF XILINX.

XILINX EXPRESSLY DISCLAIMS ANY LIABILITY ARISING OUT OF YOUR USE OF THE DOCUMENTATION. XILINX RESERVES THE RIGHT, AT ITS SOLE DISCRETION, TO CHANGE THE DOCUMENTATION WITHOUT NOTICE AT ANY TIME. XILINX ASSUMES NO OBLIGATION TO CORRECT ANY ERRORS CONTAINED IN THE DOCUMENTATION, OR TO ADVISE YOU OF ANY CORRECTIONS OR UPDATES. XILINX EXPRESSLY DISCLAIMS ANY LIABILITY IN CONNECTION WITH TECHNICAL SUPPORT OR ASSISTANCE THAT MAY BE PROVIDED TO YOU IN CONNECTION WITH THE DOCUMENTATION.

THE DOCUMENTATION IS DISCLOSED TO YOU "AS-IS" WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION.

	
Title: COVER SHEET SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 1 of 90	Drawn By RN






Title: JTAG CHAIN SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 3 of 90	Drawn By RN

EMBEDDED USB TO JTAG INTERFACE / EXTERNAL JTAG HEADER

EMBEDDED USB-JTAG MODULE




Title: USB / JTAG CONNECTORS & DRIVERS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	4 of 90	Drawn By	RN

PMBUS LEVEL TRANSLATION



PMBUS MASTER SELECT #1

POS 1-2: AFX OR CABLE
POS 2-3: AFX (MANUAL) OR DUT

PMBUS MASTER SELECT #2

POS 1-2: DUT IS PMBUS MASTER
POS 2-3: AFX IS PMBUS MASTER

VOLTAGE TRANSLATOR REF VOLTAGE SELECT
POS 1-2: REFERENCED TO AFX
POS 2-3: REFERENCED TO VCCO




Title: PMBUS LEVEL TRANSLATION
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	5 of 90	Drawn By	RN


INPUT POWER CONNECTORS / POWER SUPERVISORY



- 1 POR_B1 USED BY UCD9248 POWER CONTROLLERS AND REGULATORS
POR_B2 USED BY UTILITY REGULATORS (VCC5V0, VCC3V3, VCC2V5)
- 2 PLACE FAN POWER CONNECTOR WITHIN 9-INCHES OF DUT

Title: 12V MAIN POWER IN SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	
ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX	
Date: 4-11-2013_18:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 6 of 90	Drawn By RN

POWER STATUS LEDS




Title: POWER STATUS LEDS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	7 of 90	Drawn By	RN

TEMPERATURE SENSOR MULTIPLEXERS / TI PMBUS CONNECTOR



TI PMBUS CONNECTOR




Title: TEMP SENSOR MUX / TI PMBUS CONNECTOR
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	8 of 90	Drawn By	RN

PWM SYSTEM CONTROLLER #1

PMBUS ADDRESS	
HEX	DECIMAL
0x34	52



1 ALL PGOOD OUTPUTS WILL BE OPEN-DRAIN AND WIRE-ORED




Title: PWM SYSTEM CONTROLLER #1 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_18:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 9 of 90	Drawn By RN

PWM SYSTEM CONTROLLER #2

PMBUS ADDRESS	
HEX	DECIMAL
0x35	53



1 ALL PGOOD OUTPUTS WILL BE OPEN-DRAIN AND WIRE-ORED




Title: PWM SYSTEM CONTROLLER #2
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	10 of 90	Drawn By	RN

PWM SYSTEM CONTROLLER #3

PMBUS ADDRESS	
HEX	DECIMAL
0x36	54



1 ALL PGOOD OUTPUTS WILL BE OPEN-DRAIN AND WIRE-ORED




Title: PWM SYSTEM CONTROLLER #3
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-12-2013_11:36	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	11 of 90	Drawn By	RN

PWM SYSTEM CONTROLLER #4

PMBUS ADDRESS	
HEX	DECIMAL
0x37	55



1 ALL PGOOD OUTPUTS WILL BE OPEN-DRAIN AND WIRE-ORED




Title: PWM SYSTEM CONTROLLER #4
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date:	4-12-2013_11:36	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	12 of 90	Drawn By	RN

REMOTE VOLTAGE SENSE LOW-PASS FILTERS

CONTROLLER #1 RAILS



CONTROLLER #2 RAILS



- 1 PLACE LOW-PASS FILTER COMPONENTS ADJACENT TO CONTROLLER #1
- 2 PLACE LOW-PASS FILTER COMPONENTS ADJACENT TO CONTROLLER #2
- 3 ROUTE AS 100 OHM DIFFERENTIAL PAIR FROM LOAD SENSE POINT TO CONTROLLER




Title: REMOTE VOLTAGE SENSE LOW-PASS FILTERS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	13 of 90	Drawn By	RN

REMOTE VOLTAGE SENSE LOW-PASS FILTERS

CONTROLLER #3 RAILS



CONTROLLER #4 RAILS



- 1 PLACE LOW-PASS FILTER COMPONENTS ADJACENT TO CONTROLLER #3
- 2 PLACE LOW-PASS FILTER COMPONENTS ADJACENT TO CONTROLLER #4
- 3 ROUTE AS 100 OHM DIFFERENTIAL PAIR FROM LOAD SENSE POINT TO CONTROLLER




Title: REMOTE VOLTAGE SENSE LOW-PASS FILTERS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	14 of 90	Drawn By	RN

VCCINT 2-PHASE, 20A REGULATORS



- 1
- PLACE COMPONENTS AS CLOSE AS POSSIBLE TO VI PIN ON REGULATOR
- 2
- CAUTION: TO AVOID DAMAGE PLACE THE REGULATORS IN RESET (POSITION 2-3) WHEN USING EXTERNAL SUPPLIES TO SOURCE THIS RAIL




Title: VCCINT TWO PHASE 20A/20A REG SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX

Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	15 of 90	Drawn By	RN

VCCAUX / VCCBRAM 10A REGULATORS



VCCAUX, 1.8 VDC, 10A

VCCBRAM, 1.0 VDC, 10A

- 1 PLACE COMPONENTS AS CLOSE AS POSSIBLE TO VI PIN ON REGULATOR
- 2 CAUTION: TO AVOID DAMAGE PLACE THE REGULATORS IN RESET (POSITION 2-3) WHEN USING EXTERNAL SUPPLIES TO SOURCE THIS RAIL




Title: VCCAUX / VCCBRAM 10A REG SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-12-2013_11:36	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	16 of 90	Drawn By	RN

VCCAUX_IO / VCCO_HP 10A REGULATORS



VCCAUX_IO, 1.8 VDC, 10A

VCCO_HP, 1.8 VDC, 10A

- 1 PLACE COMPONENTS AS CLOSE AS POSSIBLE TO VI PIN ON REGULATOR
- 2 CAUTION: TO AVOID DAMAGE PLACE THE REGULATORS IN RESET (POSITION 2-3) WHEN USING EXTERNAL SUPPLIES TO SOURCE THIS RAIL




Title: VCCAUX_IO / VCCO_HP 10A REG
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-12-2013_11:36	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	17 of 90	Drawn By	RN

UTIL_5V0, 10A



ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Ver:	1.0
------	-----

Rev: 01

Drawn By	
----------	--

RN

UTIL_2V5 18A FIXED OUTPUT REGULATOR



1 PLACE COMPONENTS AS CLOSE AS POSSIBLE TO VI PIN ON REGULATOR

2 POR_B2 IS AN OPEN-DRAIN DRIVER






Title: UTIL_2V5 REGULATOR
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	19 of 90	Drawn By	RN

MGTAVCC_100, MGTAVTT_100 AND MGTVCCAUX_100 CURRENT SENSE AND EXT POWER JACKS



MGT 100 INPUT POWER (EURO-MAG)



1 PLACE TEST POINTS AS CLOSE AS POSSIBLE TO SENSE RESISTOR



Title: MGT 100 CURR SNS, EXT PWR JACKS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_18:23

Ver: 1.0

Sheet Size: B




Rev: 01

Sheet 20 of 90


Drawn By

RN

MGTAVCC_200, MGTAVTT_200 AND MGTVCCAUX_200 CURRENT SENSE AND EXT POWER JACKS



MGT 200 INPUT POWER (EURO-MAG)



1 PLACE TEST POINTS AS CLOSE AS POSSIBLE TO SENSE RESISTOR



Title: MGT 200 CURR SNS, EXT PWR JACKS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_18:23

Ver: 1.0

Sheet Size: B

Rev: 01

Sheet

21

of

90


Drawn By

RN

MGT POWER MODULE INTERFACE - BANKS 1XX - POWER CONNECTOR


12V INPUT FILTER

1





5V INPUT FILTER

1




3.3V INPUT FILTER

1



PROTECTION DIODES




Title: MGT POWER MODULE INTERFACE 100
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	22 of 90	Drawn By	RN

1 PLACE ALL FILTER COMPONENTS AS CLOSE AS POSSIBLE TO THEIR RESPECTIVE PIN ON THE POWER CONNECTOR.

MGT POWER MODULE INTERFACE - BANKS 1XX - SIGNAL CONNECTOR




Title: MGT POWER MODULE INTERFACE 100
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	23 of 90	Drawn By	RN

MGT POWER MODULE INTERFACE - BANKS 2XX - POWER CONNECTOR



12V INPUT FILTER 1



5V INPUT FILTER 1



3.3V INPUT FILTER 1




MGTAVCC: 1.0V @ 12.0A

MGTAVTT: 1.2V @ 8.0A

MGTVCCAUX: 1.8V @ 2.6A

PROTECTION DIODES




Title: MGT POWER MODULE INTERFACE 200
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	24 of 90	Drawn By	RN

1 PLACE ALL FILTER COMPONENTS AS CLOSE AS POSSIBLE TO THEIR RESPECTIVE PIN ON THE POWER CONNECTOR.

MGT POWER MODULE INTERFACE - BANKS 2XX - SIGNAL CONNECTOR



- 1 ROUTE AS 100 OHM DIFFEENTIAL PAIR
- 2 ROUTE AS 100 OHM DIFFERENTIAL PAIR FROM PINS TO PWR/GND PINS OF A MGT DECOUPLING CAP NEAREST THE DUT.
- 3 PULL DOWN ON ALT_PMBUS_ADDR PIN SWITCHES MODULE TO ALTERNATE PMBUS ADDRESS.


Title: MGT POWER MODULE INTERFACE 200
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	25 of 90	Drawn By	RN

POWER PROBE CHANNELS

MGT POWER PROBE CHANNELS



DUT POWER PROBE CHANNELS



1 PLACE POWER PROBE CHANNELS AS CLOSE AS POSSIBLE TO THE DUT








Title: POWER PROBE CHANNELS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 26 of 90	Drawn By RN

SYSTEMACE-2 - S3AN FPGA BANKS 0, 1










Title: SYSTEMACE-2 S3AN BANKS 0, 1
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-18-2013_16:12	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 27 of 90	Drawn By RN

SYSTEMACE-2 - S3AN FPGA BANKS 2, 3



SYSTEMACE-2 FAILSAFE MODE JUMPERS













Title: SYSTEMACE-2 S3AN BANKS 2, 3
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-18-2013_16:12	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 28 of 90	Drawn By RN

SYSTEMACE-2 - S3AN FPGA CONFIGURATION, PWR/GND



1 ADD SILKSCREEN TEXT "3AN DONE" BESIDE LED










Title: SYSTEMACE-2 S3AN CONFIG, PWR/GND
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date:	4-18-2013_16:12	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	29 of 90	Drawn By	RN

SYSTEMACE-2 - USER INTERFACE




			
Title: SYSTEMACE-2 USER INTERFACE		ASSY P/N: 0431676	
SCHEM, ROHS COMPLIANT		PCB P/N: 1280597	
VC7215 V7 FFG1927 MGT CHAR		SCH P/N: 0381429	
		TEST P/N: TSS0XXX	
Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	30 of 90	Drawn By	RN

USB/UART BRIDGE



AFX I2C EEPROM



```
Title: USB/UART, AFX EEPROM
      SCHEM, ROHS COMPLIANT
      VC7215 V7 FFG1927 MGT CHAR
```

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40

Ver: 1.0

Sheet Size: B

Rev: 01


Sheet

31 of 90


Drawn By

RN

SUPERCLOCK-2 MODULE INTERFACE



I2C BUS MUX




Title: SUPERCLOCK-2 MODULE, I2C BUS MUX
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	32 of 90	Drawn By	RN

200MHz LVDS CLOCK





DIFFERENTIAL SMA CLOCKS




Title: USER CLOCKS SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR		ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
---	--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 33 of 90	Drawn By RN

XADC TEST INTERFACE



VREF
SELECT



DUT THERMAL DIODE TEST POINTS



1 STAR CONNECTION, SEE XADC



Title: XADC INTERFACE
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40

Ver:	1.0
------	-----







Sheet Size: B

Rev: 01


Sheet 34 of 90

Drawn By RN

CONFIGURATION AND USER I/O



USER APPLICATION LEDS




Title: USER APPLICATION LEDS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	36 of 90	Drawn By	RN

MGT BANK 110



110_TX0_P	BD4
110_TX0_N	BD3
110_RX0_P	BD8
110_RX0_N	BD7
110_TX1_P	BB4
110_TX1_N	BB3
110_RX1_P	BC6
110_RX1_N	BC5
110_TX2_P	BA2
110_TX2_N	BA1
110_RX2_P	BA6
110_RX2_N	BA5
110_TX3_P	AY4
110_TX3_N	AY3
110_RX3_P	AW6
110_RX3_N	AW5
110_REFCLK0_P	AY8
110_REFCLK0_N	AY7
110_REFCLK1_P	BB8
110_REFCLK1_N	BB7

SOC_OZ_IRON_FF1924

BANK 110

XC7VX690TFFG1927

SOC_FF1924_OZ_IRON

U1

MGTHTXP0_110_BD4
MGHTTXN0_110_BD3
MGTHRXPO_110_BD8
MGTHRXNO_110_BD7
MGHTTXP1_110_BB4
MGHTTXN1_110_BB3
MGTHRX1P_110_BC6
MGTHRXN1_110_BC5
MGHTTXP2_110_BA2
MGHTTXN2_110_BA1
MGTHRX2P_110_BA6
MGTHRXN2_110_BA5
MGHTTXP3_110_AY4
MGHTTXN3_110_AY3
MGTHRX3P_110_AW6
MGTHRXN3_110_AW5
MGTREFCLK0P_110_AY8
MGTREFCLK0N_110_AY7
MGTREFCLK1P_110_BB8
MGTREFCLK1N_110_BB7





Title: MGT BANK 110
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date: 4-12-2013_11:36	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 37 of 90	Drawn By RN

1 THIS QUAD IS NOT AVAILABLE IN THE X485T AND X415T DEVICES.

MGT BANK 111



1 THIS QUAD IS NOT AVAILABLE IN THE X485T AND X415T DEVICES.



Title: MGT BANK 111

SCHEM, ROHS COMPLIANT

VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676

PCB P/N: 1280597

SCH P/N: 0381429

TEST P/N: TSS0XXX

Date: 4-12-2013_11:36

Ver: 1.0


Sheet Size: B

Rev: 01

Sheet 38 of 90

Drawn By RN


MGT BANK 112




- 1 TRACE LENGTH FROM RESISTOR PINS TO FPGA PINS MGTTRREF AND MGTAVTTRCAL MUST BE OF EQUAL LENGTH AND GEOMETRY.
- 2 THIS QUAD IS NOT AVAILABLE IN THE X485T AND X415T DEVICES.

Title: MGT BANK 112 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR		ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX	
Date:	4-12-2013_11:36	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	39 of 90	Drawn By	RN

MGT BANK 113



113_TX0_P	AK4	MGHTTXP0_113_AK4
113_TX0_N	AK3	MGHTTXN0_113_AK3
113_RX0_P	AK8	MGTHRXP0_113_AK8
113_RX0_N	AK7	MGTHRXN0_113_AK7
113_TX1_P	AJ2	MGHTTXP1_113_AJ2
113_TX1_N	AJ1	MGHTTXN1_113_AJ1
113_RX1_P	AJ6	MGTHRXP1_113_AJ6
113_RX1_N	AJ5	MGTHRXN1_113_AJ5
113_TX2_P	AH4	MGHTTXP2_113_AH4
113_TX2_N	AH3	MGHTTXN2_113_AH3
113_RX2_P	AG6	MGTHRXP2_113_AG6
113_RX2_N	AG5	MGTHRXN2_113_AG5
113_TX3_P	AG2	MGHTTXP3_113_AG2
113_TX3_N	AG1	MGHTTXN3_113_AG1
113_RX3_P	AE6	MGTHRXP3_113_AE6
113_RX3_N	AE5	MGTHRXN3_113_AE5
113_REFCLK0_P	AF8	MGTREFCLK0P_113_AF8
113_REFCLK0_N	AF7	MGTREFCLK0N_113_AF7
113_REFCLK1_P	AH8	MGTREFCLK1P_113_AH8
113_REFCLK1_N	AH7	MGTREFCLK1N_113_AH7



Title: MGT BANK 113
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date: 4-12-2013_11:36 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 40 of 90 Drawn By RN

1 THIS QUAD IS NOT AVAILABLE IN THE X415T DEVICE.

MGT BANK 114



114_TX0_P	AF4	MGHTTXP0_114_AF4
114_TX0_N	AF3	MGHTTXN0_114_AF3
114_RX0_P	AD8	MGTHRXP0_114_AD8
114_RX0_N	AD7	MGTHRXN0_114_AD7
114_TX1_P	AE2	MGHTTXP1_114_AE2
114_TX1_N	AE1	MGHTTXN1_114_AE1
114_RX1_P	AC6	MGTHRXP1_114_AC6
114_RX1_N	AC5	MGTHRXN1_114_AC5
114_TX2_P	AD4	MGHTTXP2_114_AD4
114_TX2_N	AD3	MGHTTXN2_114_AD3
114_RX2_P	AA6	MGTHRXP2_114_AA6
114_RX2_N	AA5	MGTHRXN2_114_AA5
114_TX3_P	AC2	MGHTTXP3_114_AC2
114_TX3_N	AC1	MGHTTXN3_114_AC1
114_RX3_P	Y8	MGTHRXP3_114_Y8
114_RX3_N	Y7	MGTHRXN3_114_Y7
114_REFCLK0_P	AA10	MGTRREFCLK0P_114_AA10
114_REFCLK0_N	AA9	MGTRREFCLK0N_114_AA9
114_REFCLK1_P	AB8	MGTRREFCLK1P_114_AB8
114_REFCLK1_N	AB7	MGTRREFCLK1N_114_AB7

SOC_OZ_IRON_FF1924

BANK 114
XC7VX690TFFG1927

SOC_FF1924_OZ_IRON


U1



Title: MGT BANK 114 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 41 of 90	Drawn By RN

MGT BANK 115




1 TRACE LENGTH FROM RESISTOR PINS TO FPGA PINS MGTREF AND MGTAVTTRCAL MUST BE OF EQUAL LENGTH AND GEOMETRY.

Title: MGT BANK 115
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 42 of 90	Drawn By RN

MGT BANK 116



116_TX0_P	V4	MGTHTXP0_116_V4
116_TX0_N	V3	MGHTXN0_116_V3
116_RX0_P	R6	MGTHRXPO_116_R6
116_RX0_N	R5	MGTHRXNO_116_R5
116_TX1_P	U2	MGHTTXP1_116_U2
116_TX1_N	U1	MGHTTXN1_116_U1
116_RX1_P	P8	MGTHRX1_116_P8
116_RX1_N	P7	MGTHRXN1_116_P7
116_TX2_P	T4	MGHTXP2_116_T4
116_TX2_N	T3	MGHTXN2_116_T3
116_RX2_P	N6	MGTHRX2_116_N6
116_RX2_N	N5	MGTHRXN2_116_N5
116_TX3_P	R2	MGHTXP3_116_R2
116_TX3_N	R1	MGHTXN3_116_R1
116_RX3_P	M8	MGTHRX3_116_M8
116_RX3_N	M7	MGTHRXN3_116_M7
116_REFCLK0_P	N10	MGTHREFCLK0P_116_N10
116_REFCLK0_N	N9	MGTHREFCLK0N_116_N9
116_REFCLK1_P	R10	MGTHREFCLK1P_116_R10
116_REFCLK1_N	R9	MGTHREFCLK1N_116_R9




Title: MGT BANK 116
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 43 of 90	Drawn By RN

MGT BANK 117



117_TX0_P	P4	MGTHTXP0_117_P4
117_TX0_N	P3	MGHTXN0_117_P3
117_RX0_P	L6	MGTHRXPO_117_L6
117_RX0_N	L5	MGTHRXN0_117_L5
117_TX1_P	N2	MGHTTXP1_117_N2
117_TX1_N	N1	MGHTXN1_117_N1
117_RX1_P	K8	MGTHRX1_117_K8
117_RX1_N	K7	MGTHRXN1_117_K7
117_TX2_P	M4	MGHTXP2_117_M4
117_TX2_N	M3	MGHTXN2_117_M3
117_RX2_P	J6	MGTHRX2_117_J6
117_RX2_N	J5	MGTHRXN2_117_J5
117_TX3_P	L2	MGHTXP3_117_L2
117_TX3_N	L1	MGHTXN3_117_L1
117_RX3_P	H8	MGTHRX3_117_H8
117_RX3_N	H7	MGTHRXN3_117_H7
117_REFCLK0_P	J10	MGTHREFCLK0P_117_J10
117_REFCLK0_N	J9	MGTHREFCLK0N_117_J9
117_REFCLK1_P	L10	MGTHREFCLK1P_117_L10
117_REFCLK1_N	L9	MGTHREFCLK1N_117_L9




Title: MGT BANK 117
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 44 of 90	Drawn By RN

MGT BANK 118




118_TX0_P	K4	MGHTTXP0_118_K4
118_TX0_N	K3	MGHTTXN0_118_K3
118_RX0_P	G6	MGTHRXP0_118_G6
118_RX0_N	G5	MGTHRXN0_118_G5
118_TX1_P	J2	MGHTTXP1_118_J2
118_TX1_N	J1	MGHTTXN1_118_J1
118_RX1_P	F8	MGTHRXP1_118_F8
118_RX1_N	F7	MGTHRXN1_118_F7
118_TX2_P	H4	MGHTTXP2_118_H4
118_TX2_N	H3	MGHTTXN2_118_H3
118_RX2_P	E6	MGTHRXP2_118_E6
118_RX2_N	E5	MGTHRXN2_118_E5
118_TX3_P	G2	MGHTTXP3_118_G2
118_TX3_N	G1	MGHTTXN3_118_G1
118_RX3_P	D8	MGTHRXP3_118_D8
118_RX3_N	D7	MGTHRXN3_118_D7
118_REFCLK0_P	E10	MGTRREFCLK0P_118_E10
118_REFCLK0_N	E9	MGTRREFCLK0N_118_E9
118_REFCLK1_P	G10	MGTRREFCLK1P_118_G10
118_REFCLK1_N	G9	MGTRREFCLK1N_118_G9



Title: MGT BANK 118 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 45 of 90	Drawn By RN

MGT BANK 119




119_TX0_P	F4	MGTHTXP0_119_F4
119_TX0_N	F3	MGHTXN0_119_F3
119_RX0_P	D4	MGTHRXP0_119_D4
119_RX0_N	D3	MGTHRXN0_119_D3
119_TX1_P	E2	MGHTXP1_119_E2
119_TX1_N	E1	MGHTXN1_119_E1
119_RX1_P	C6	MGTHRXP1_119_C6
119_RX1_N	C5	MGTHRXN1_119_C5
119_TX2_P	C2	MGHTXP2_119_C2
119_TX2_N	C1	MGHTXN2_119_C1
119_RX2_P	B8	MGTHRXP2_119_B8
119_RX2_N	B7	MGTHRXN2_119_B7
119_TX3_P	B4	MGHTXP3_119_B4
119_TX3_N	B3	MGHTXN3_119_B3
119_RX3_P	A6	MGTHRXP3_119_A6
119_RX3_N	A5	MGTHRXN3_119_A5
119_REFCLK0_P	A10	MGTRFCLK0P_119_A10
119_REFCLK0_N	A9	MGTRFCLK0N_119_A9
119_REFCLK1_P	C10	MGTRFCLK1P_119_C10
119_REFCLK1_N	C9	MGTRFCLK1N_119_C9




Title: MGT BANK 119 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 46 of 90	Drawn By RN

MGT BANK 210



210_TX0_P	BD41
210_TX0_N	BD42
210_RX0_P	BD37
210_RX0_N	BD38
210_TX1_P	BB41
210_TX1_N	BB42
210_RX1_P	BC39
210_RX1_N	BC40
210_TX2_P	BA43
210_TX2_N	BA44
210_RX2_P	BA39
210_RX2_N	BA40
210_TX3_P	AY41
210_TX3_N	AY42
210_RX3_P	AW39
210_RX3_N	AW40
210_REFCLK0_P	AY37
210_REFCLK0_N	AY38
210_REFCLK1_P	BB37
210_REFCLK1_N	BB38




Title: MGT BANK 210 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--


Date: 4-11-2013_18:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 47 of 90	Drawn By RN

1 THIS QUAD IS NOT AVAILABLE IN THE X485T AND X415T DEVICES.

MGT BANK 211



211_TX0_P	AW43	MGHTTXP0_211_AW43
211_TX0_N	AW44	MGHTTXN0_211_AW44
211_RX0_P	AV37	MGTHRXP0_211_AV37
211_RX0_N	AV38	MGTHRXN0_211_AV38
211_TX1_P	AV41	MGHTTXP1_211_AV41
211_TX1_N	AV42	MGHTTXN1_211_AV42
211_RX1_P	AU39	MGTHRXP1_211_AU39
211_RX1_N	AU40	MGTHRXN1_211_AU40
211_TX2_P	AU43	MGHTTXP2_211_AU43
211_TX2_N	AU44	MGHTTXN2_211_AU44
211_RX2_P	AR39	MGTHRXP2_211_AR39
211_RX2_N	AR40	MGTHRXN2_211_AR40
211_TX3_P	AT41	MGHTTXP3_211_AT41
211_TX3_N	AT42	MGHTTXN3_211_AT42
211_RX3_P	AP37	MGTHRXP3_211_AP37
211_RX3_N	AP38	MGTHRXN3_211_AP38
211_REFCLK0_P	AR35	MGTRREFCLK0P_211_AR35
211_REFCLK0_N	AR36	MGTRREFCLK0N_211_AR36
211_REFCLK1_P	AT37	MGTRREFCLK1P_211_AT37
211_REFCLK1_N	AT38	MGTRREFCLK1N_211_AT38





Title: MGT BANK 211 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--


Date: 4-11-2013_18:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 48 of 90	Drawn By RN

1 THIS QUAD IS NOT AVAILABLE IN THE X485T AND X415T DEVICES.



MGT BANK 212



- 1 TRACE LENGTH FROM RESISTOR PINS TO FPGA PINS MGTTRREF AND MGTAVTTRCAL MUST BE OF EQUAL LENGTH AND GEOMETRY.
- 2 THIS QUAD IS NOT AVAILABLE IN THE X485T AND X415T DEVICES.

			
Title: MGT BANK 212 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR		ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX	
Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	49 of 90	Drawn By	RN

MGT BANK 213



Title: MGT BANK 213
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date: 4-11-2013_18:23 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 50 of 90 Drawn By RN

1 THIS QUAD IS NOT AVAILABLE IN THE X415T DEVICE.

MGT BANK 214



214_TX0_P	AF41	MGHTTXP0_214_AF41
214_TX0_N	AF42	MGHTTXN0_214_AF42
214_RX0_P	AD37	MGTHRXP0_214_AD37
214_RX0_N	AD38	MGTHRXN0_214_AD38
214_TX1_P	AE43	MGHTTXP1_214_AE43
214_TX1_N	AE44	MGHTTXN1_214_AE44
214_RX1_P	AC39	MGTHRXP1_214_AC39
214_RX1_N	AC40	MGTHRXN1_214_AC40
214_TX2_P	AD41	MGHTTXP2_214_AD41
214_TX2_N	AD42	MGHTTXN2_214_AD42
214_RX2_P	AA39	MGTHRXP2_214_AA39
214_RX2_N	AA40	MGTHRXN2_214_AA40
214_TX3_P	AC43	MGHTTXP3_214_AC43
214_TX3_N	AC44	MGHTTXN3_214_AC44
214_RX3_P	Y37	MGTHRXP3_214_Y37
214_RX3_N	Y38	MGTHRXN3_214_Y38
214_REFCLK0_P	AA35	MGTRREFCLK0P_214_AA35
214_REFCLK0_N	AA36	MGTRREFCLK0N_214_AA36
214_REFCLK1_P	AB37	MGTRREFCLK1P_214_AB37
214_REFCLK1_N	AB38	MGTRREFCLK1N_214_AB38

SOC_OZ_IRON_FF1924

BANK 214
XC7VX690TFFG1927

SOC_FF1924_OZ_IRON




U1



Title: MGT BANK 214 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 51 of 90	Drawn By RN

MGT BANK 215



BANK 215
XC7VX690TFFG1927

SOC_OZ_IRON_FF1924

SOC_FF1924_OZ_IRON

U1

MGTHTXP0_215_AB41	MGTHTXN0_215_AB42
MGTHRXP0_215_W39	MGTHRXN0_215_W40
MGTHTXP1_215_AA43	MGTHTXN1_215_AA44
MGTHRXP1_215_V37	MGTHRXN1_215_V38
MGTHTXP2_215_Y41	MGTHTXN2_215_Y42
MGTHRXP2_215_U39	MGTHRXN2_215_U40
MGTHTXP3_215_W43	MGTHTXN3_215_W44
MGTHRXP3_215_T37	MGTHRXN3_215_T38
MGTRREFCLK0P_215_U35	MGTRREFCLK0N_215_U36
MGTRREFCLK1P_215_W35	MGTRREFCLK1N_215_W36
MGTAVTTRCAL_215_AC36	MGTTRREF_215_AC35

1 TRACE LENGTH FROM RESISTOR PINS TO FPGA PINS MGTTRREF AND MGTAVTTRCAL MUST BE OF EQUAL LENGTH AND GEOMETRY.

XILINX

Title: MGT BANK 215
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 52 of 90 Drawn By RN

MGT BANK 216



216_TX0_P	V41	MGHTTXP0_216_V41
216_TX0_N	V42	MGHTTXN0_216_V42
216_RX0_P	R39	MGTHRXP0_216_R39
216_RX0_N	R40	MGTHRXN0_216_R40
216_TX1_P	U43	MGHTTXP1_216_U43
216_TX1_N	U44	MGHTTXN1_216_U44
216_RX1_P	P37	MGTHRXP1_216_P37
216_RX1_N	P38	MGTHRXN1_216_P38
216_TX2_P	T41	MGHTTXP2_216_T41
216_TX2_N	T42	MGHTTXN2_216_T42
216_RX2_P	N39	MGTHRXP2_216_N39
216_RX2_N	N40	MGTHRXN2_216_N40
216_TX3_P	R43	MGHTTXP3_216_R43
216_TX3_N	R44	MGHTTXN3_216_R44
216_RX3_P	M37	MGTHRXP3_216_M37
216_RX3_N	M38	MGTHRXN3_216_M38
216_REFCLK0_P	N35	MGTRREFCLK0P_216_N35
216_REFCLK0_N	N36	MGTRREFCLK0N_216_N36
216_REFCLK1_P	R35	MGTRREFCLK1P_216_R35
216_REFCLK1_N	R36	MGTRREFCLK1N_216_R36

SOC_OZ_IRON_FF1924

BANK 216
XC7VX690TFFG1927

SOC_FF1924_OZ_IRON


U1



Title: MGT BANK 216 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 53 of 90	Drawn By RN

MGT BANK 217



217_TX0_P	P41
217_TX0_N	P42
217_RX0_P	L39
217_RX0_N	L40
217_TX1_P	N43
217_TX1_N	N44
217_RX1_P	K37
217_RX1_N	K38
217_TX2_P	M41
217_TX2_N	M42
217_RX2_P	J39
217_RX2_N	J40
217_TX3_P	L43
217_TX3_N	L44
217_RX3_P	H37
217_RX3_N	H38
217_REFCLK0_P	J35
217_REFCLK0_N	J36
217_REFCLK1_P	L35
217_REFCLK1_N	L36

BANK 217
XC7VX690TFFG1927

SOC_FF1924_OZ_IRON


U1



Title: MGT BANK 217 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 54 of 90	Drawn By RN

MGT BANK 218



218_TX0_P	K41	MGHTTXP0_218_K41
218_TX0_N	K42	MGHTTXN0_218_K42
218_RX0_P	G39	MGTHRXP0_218_G39
218_RX0_N	G40	MGTHRXN0_218_G40
218_TX1_P	J43	MGHTTXP1_218_J43
218_TX1_N	J44	MGHTTXN1_218_J44
218_RX1_P	F37	MGTHRXP1_218_F37
218_RX1_N	F38	MGTHRXN1_218_F38
218_TX2_P	H41	MGHTTXP2_218_H41
218_TX2_N	H42	MGHTTXN2_218_H42
218_RX2_P	E39	MGTHRXP2_218_E39
218_RX2_N	E40	MGTHRXN2_218_E40
218_TX3_P	G43	MGHTTXP3_218_G43
218_TX3_N	G44	MGHTTXN3_218_G44
218_RX3_P	D37	MGTHRXP3_218_D37
218_RX3_N	D38	MGTHRXN3_218_D38
218_REFCLK0_P	E35	MGTRREFCLK0P_218_E35
218_REFCLK0_N	E36	MGTRREFCLK0N_218_E36
218_REFCLK1_P	G35	MGTRREFCLK1P_218_G35
218_REFCLK1_N	G36	MGTRREFCLK1N_218_G36

SOC_OZ_IRON_FF1924

BANK 218
XC7VX690TFFG1927

SOC_FF1924_OZ_IRON


U1



Title: MGT BANK 218 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 55 of 90	Drawn By RN

MGT BANK 219



219_TX0_P	F41	MGHTTXP0_219_F41
219_TX0_N	F42	MGHTTXN0_219_F42
219_RX0_P	D41	MGTHRXP0_219_D41
219_RX0_N	D42	MGTHRXN0_219_D42
219_TX1_P	E43	MGHTTXP1_219_E43
219_TX1_N	E44	MGHTTXN1_219_E44
219_RX1_P	C39	MGTHRXP1_219_C39
219_RX1_N	C40	MGTHRXN1_219_C40
219_TX2_P	C43	MGHTTXP2_219_C43
219_TX2_N	C44	MGHTTXN2_219_C44
219_RX2_P	B37	MGTHRXP2_219_B37
219_RX2_N	B38	MGTHRXN2_219_B38
219_TX3_P	B41	MGHTTXP3_219_B41
219_TX3_N	B42	MGHTTXN3_219_B42
219_RX3_P	A39	MGTHRXP3_219_A39
219_RX3_N	A40	MGTHRXN3_219_A40
219_REFCLK0_P	A35	MGTREFCLK0P_219_A35
219_REFCLK0_N	A36	MGTREFCLK0N_219_A36
219_REFCLK1_P	C35	MGTREFCLK1P_219_C35
219_REFCLK1_N	C36	MGTREFCLK1N_219_C36

SOC_OZ_IRON_FF1924

BANK 219
XC7VX690TFFG1927

SOC_FF1924_OZ_IRON

U1




Title: MGT BANK 219 SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 56 of 90	Drawn By RN


MGT POWER, MGTAVCC DECOUPLING

SOC_OZ_IRON_FF1924




U1

SOC_FF1924_OZ_IRON




SOC_OZ_IRON_FF1924




U1

SOC_FF1924_OZ_IRON




SOC_OZ_IRON_FF1924




U1

SOC_FF1924_OZ_IRON





SOC_OZ_IRON_FF1924




U1

SOC_FF1924_OZ_IRON




SOC_OZ_IRON_FF1924




U1

SOC_FF1924_OZ_IRON




SOC_OZ_IRON_FF1924



U1

SOC_FF1924_OZ_IRON



Title: MGT POWER / DECOUPLING
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX


Date: 4-12-2013_11:36 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 57 of 90 Drawn By RN


MGT POWER, MGTAVTT DECOUPLING

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924



U1 SOC_FF1924_OZ_IRON




Title: MGT POWER / DECOUPLING
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-12-2013_11:36	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	58 of 90	Drawn By	RN


MGT POWER, MGTAVCCAUX DECOUPLING

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924



U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924



U1 SOC_FF1924_OZ_IRON




Title: MGT POWER / DECOUPLING SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR
ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-12-2013_11:36 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 59 of 90 Drawn By RN




1 USE "FIGURE 8" PATTERN TO MATCH P AND N PAIRS. SEE LAYOUT GUIDELINES FOR DETAILS.



Title: SAMTEC BULLSEYE TEST CHANNELS SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
---	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 60 of 90	Drawn By RN



- 1 PLACE CAPACITORS NEAR THE CENTER OF THE DUT BGA, AS CLOSE AS POSSIBLE TO THEIR RESPECTIVE DUT PINS
- 2 STAR CONNECTION, SEE XADC
- 3 THE CVGBVS IS PULLED HIGH SINCE BANK 0 IS 2.5V AND CONFIGURATION BANKS 14/15 ARE CONNECTED TO VCCO_HP
- 4 PLACE MUX AS CLOSE AS POSSIBLE TO THE DUT



Title: BANK 0
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	61 of 90	Drawn By	RN

SOC_OZ_IRON_FF1924

BANK 14
XC7VX690TFFG1927

IO_0_VRN_14_AT30
IO_L1P_T0_D00_MOSI_14_BC27
IO_L1N_T0_D01_DIN_14_BD27
IO_L2P_T0_D02_14_BD29
IO_L2N_T0_D03_14_BD30
IO_L3P_T0_DQS_PUDC_B_14_BB27
IO_L3N_T0_DQS_EMCCLK_14_BB28
IO_L4P_T0_D04_14_BB30
IO_L4N_T0_D05_14_BC30
IO_L5P_T0_D06_14_BC28
IO_L5N_T0_D07_14_BC29
IO_L6P_T0_FCS_B_14_BA29
IO_L6N_T0_D08_VREF_14_BA30
IO_L7P_T1_D09_14_AW29
IO_L7N_T1_D10_14_AY29
IO_L8P_T1_D11_14_AW27
IO_L8N_T1_D12_14_AY27
IO_L9P_T1_DQS_14_AY31
IO_L9N_T1_DQS_D13_14_BA31
IO_L10P_T1_D14_14_AY28
IO_L10N_T1_D15_14_BA28
IO_L11P_T1_SRCC_14_AW30
IO_L11N_T1_SRCC_14_AW31
IO_L12P_T1_MRCC_14_AV27
IO_L12N_T1_MRCC_14_AV28
IO_L13P_T2_MRCC_14_AU30
IO_L13N_T2_MRCC_14_AV30
IO_L14P_T2_SRCC_14_AU28
IO_L14N_T2_SRCC_14_AV29
IO_L15P_T2_DQS_RDWR_B_14_AN27
IO_L15N_T2_DQSDOUT_CSOB_14_AP27
IO_L16P_T2_CSI_B_14_AT28
IO_L16N_T2_A15_D31_14_AT29
IO_L17P_T2_A14_D30_14_AP29
IO_L17N_T2_A13_D29_14_AP30
IO_L18P_T2_A12_D28_14_AR28
IO_L18N_T2_A11_D27_14_AR29
IO_L19P_T3_A10_D26_14_AN28
IO_L19N_T3A09D25_VREF_14_AN29
IO_L20P_T3_A08_D24_14_AM30
IO_L20N_T3_A07_D23_14_AN30
IO_L21P_T3_DQS_14_AK27
IO_L21N_T3_DQS_A06_D22_14_AK28
IO_L22P_T3_A05_D21_14_AM27
IO_L22N_T3_A04_D20_14_AM28
IO_L23P_T3_A03_D19_14_AJ29
IO_L23N_T3_A02_D18_14_AK29
IO_L24P_T3_A01_D17_14_AL28
IO_L24N_T3_A00_D16_14_AL29
IO_25_VRP_14_AR27

AT30
BC27
BD27
BD29
BD30
BB27
BB28
BB30
BC30
BC28
BC29
BA29
BA30
AW29
AY29
AW27
AY27
AY31
BA31
AY28
BA28
AW30
AW31
AV27
AV28
AU30
AV30
AU28
AV29
AN27
AP27
AT28
AT29
AP29
AP30
AR28
AR29
AN28
AN29
AM30
AN30
AK27
AK28
AM27
AM28
AJ29
AK29
AL28
AL29
AR27

FMC2_PRSNT_M2C_L
FMC2_LA19_P
FMC2_LA19_N
FMC2_LA20_P
FMC2_LA20_N
FMC2_LA21_P
FMC2_LA21_N
FMC2_LA22_P
FMC2_LA22_N
FMC2_LA23_P
FMC2_LA23_N
FMC2_LA24_P
FMC2_LA24_N
FMC2_LA25_P
FMC2_LA25_N
FMC2_LA26_P
FMC2_LA26_N
FMC2_LA27_P
FMC2_LA27_N
FMC2_LA28_P
FMC2_LA28_N
FMC2_LA18_CC_P
FMC2_LA18_CC_N
FMC2_LA17_CC_P
FMC2_LA17_CC_N
FMC2_CLK0_M2C_P
FMC2_CLK0_M2C_N
FMC2_CLK1_M2C_P
FMC2_CLK1_M2C_N
FMC2_LA29_P
FMC2_LA29_N
FMC2_LA30_P
FMC2_LA30_N
FMC2_LA31_P
FMC2_LA31_N
FMC2_LA32_P
FMC2_LA32_N
FMC2_LA33_P
FMC2_LA33_N
FMC2_HA07_P
FMC2_HA07_N
FMC2_HA08_P
FMC2_HA08_N
FMC2_HA09_P
FMC2_HA09_N
FMC2_HA10_P
FMC2_HA10_N
FMC2_HA11_P
FMC2_HA11_N
IO_25_VRP_14

DEDICATED PINS

DEDICATED PINS

VCCO_HP

AL27
AP28
AU29
AY30
BA27
BD28

VCCO_14_AL27
VCCO_14_AP28
VCCO_14_AU29
VCCO_14_AY30
VCCO_14_BA27
VCCO_14_BD28

U1

SOC_FF1924_OZ_IRON

VCCO_HP

1
2

R301
10.0K
1/10W

SOC_OZ_IRON_FF1924

BANK 15
XC7VX690TFFG1927

IO_0_VRN_15_AR24
IO_L1P_T0_AD0P_15_BD25
IO_L1N_T0_AD0N_15_BD26
IO_L2P_T0_AD8P_15_BB23
IO_L2N_T0_AD8N_15_BC23
IO_L3P_T0_DQS_AD1P_15_BB25
IO_L3N_T0_DQS_AD1N_15_BC25
IO_L4P_T0_15_BC24
IO_L4N_T0_15_BD24
IO_L5P_T0_AD9P_15_BA26
IO_L5N_T0_AD9N_15_BB26
IO_L6P_T0_15_BA24
IO_L6N_T0_VREF_15_BA25
IO_L7P_T1_AD2P_15_AW26
IO_L7N_T1_AD2N_15_AY26
IO_L8P_T1_AD10P_15_AY23
IO_L8N_T1_AD10N_15_BA23
IO_L9P_T1_DQS_AD3P_15_AV25
IO_L9N_T1_DQS_AD3N_15_AW25
IO_L10P_T1_AD11P_15_AW24
IO_L10N_T1_AD11N_15_AY24
IO_L11P_T1_SRCC_15_AV23
IO_L11N_T1_SRCC_15_AV24
IO_L12P_T1_MRCC_15_AU25
IO_L12N_T1_MRCC_15_AU26
IO_L13P_T2_MRCC_15_AT23
IO_L13N_T2_MRCC_15_AU23
IO_L14P_T2_SRCC_15_AT24
IO_L14N_T2_SRCC_15_AT25
IO_L15P_T2_DQS_15_AN23
IO_L15N_T2_DQS_ADV_B_15_AN24
IO_L16P_T2_A28_15_AT26
IO_L16N_T2_A27_15_AU27
IO_L17P_T2_A26_15_AP24
IO_L17N_T2_A25_15_AP25
IO_L18P_T2_A24_15_AN25
IO_L18N_T2_A23_15_AP26
IO_L19P_T3_A22_15_AL23
IO_L19N_T3_A21_VREF_15_AM23
IO_L20P_T3_A20_15_AM25
IO_L20N_T3_A19_15_AM26
IO_L21P_T3_DQS_15_AK23
IO_L21N_T3_DQS_A18_15_AK24
IO_L22P_T3_A17_15_AK26
IO_L22N_T3_A16_15_AL26
IO_L23P_T3_FOE_B_15_AL24
IO_L23N_T3_FWE_B_15_AL25
IO_L24P_T3_RS1_15_AJ25
IO_L24N_T3_RS0_15_AJ26
IO_25_VRP_15_AR26

AR24
BD25
BD26
BB23
BC23
BB25
BC25
BC24
BD24
BA26
BB26
BA24
BA25
AW26
AY26
AY23
BA23
AV25
AW25
AW24
AY24
AV23
AV24
AU25
AU26
AT23
AU23
AT24
AT25
AN23
AN24
AT26
AU27
AP24
AP25
AN25
AP26
AL23
AM23
AM25
AM26
AK23
AK24
AK26
AL26
AL24
AL25
AJ25
AJ26
AR26

IO_0_VRN_15
FMC2_LA02_P
FMC2_LA02_N
FMC2_LA03_P
FMC2_LA03_N
FMC2_LA04_P
FMC2_LA04_N
FMC2_LA05_P
FMC2_LA05_N
FMC2_LA06_P
FMC2_LA06_N
FMC2_LA07_P
FMC2_LA07_N
FMC2_LA08_P
FMC2_LA08_N
FMC2_LA09_P
FMC2_LA09_N
FMC2_LA10_P
FMC2_LA10_N
FMC2_LA11_P
FMC2_LA11_N
FMC2_LA01_CC_P
FMC2_LA01_CC_N
FMC2_LA00_CC_P
FMC2_LA00_CC_N
FMC2_HA00_CC_P
FMC2_HA00_CC_N
FMC2_HA01_CC_P
FMC2_HA01_CC_N
FMC2_LA12_P
FMC2_LA12_N
FMC2_LA13_P
FMC2_LA13_N
FMC2_LA14_P
FMC2_LA14_N
FMC2_LA15_P
FMC2_LA15_N
FMC2_LA16_P
FMC2_LA16_N
FMC2_LA16_N
FMC2_HA02_P
FMC2_HA02_N
FMC2_HA03_P
FMC2_HA03_N
FMC2_HA04_P
FMC2_HA04_N
FMC2_HA05_P
FMC2_HA05_N
FMC2_HA06_P
FMC2_HA06_N
FMC2_HA06_N
IO_25_VRP_15

DEDICATED PINS

DEDICATED PINS

VCCO_HP

AJ23
AM24
AR25
AV26
AW23
BB24

VCCO_15_AJ23
VCCO_15_AM24
VCCO_15_AR25
VCCO_15_AV26
VCCO_15_AW23
VCCO_15_BB24

U1

SOC_FF1924_OZ_IRON

VCCO_HP

1
2

R289
100
1/10W

1
2

R288
100
1/10W

GND

IO_0_VRN_15
IO_25_VRP_15



Title: I/O BANKS 14, 15
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40

Ver: 1.0

Sheet Size: B

Rev: 01

Sheet

62

of

90


Drawn By

RN

SOC_OZ_IRON_FF1924


BANK 16
XC7VX690TFFG1927

IO_0_VRN_16_AU35	AU35	IO_0_VRN_16
IO_L1P_T0_16_AK33	AK33	FMC2_HB01_P
IO_L1N_T0_16_AL33	AL33	FMC2_HB01_N
IO_L2P_T0_16_AJ30	AJ30	FMC2_HB02_P
IO_L2N_T0_16_AJ31	AJ31	FMC2_HB02_N
IO_L3P_T0_DQS_16_AK31	AK31	FMC2_HB03_P
IO_L3N_T0_DQS_16_AL31	AL31	FMC2_HB03_N
IO_L4P_T0_16_AJ32	AJ32	FMC2_HB04_P
IO_L4N_T0_16_AK32	AK32	FMC2_HB04_N
IO_L5P_T0_16_AL30	AL30	FMC2_HB05_P
IO_L5N_T0_16_AM31	AM31	FMC2_HB05_N
IO_L6P_T0_16_AM32	AM32	FMC2_HB07_P
IO_L6N_T0_VREF_16_AM33	AM33	FMC2_HB07_N
IO_L7P_T1_16_AN32	AN32	FMC2_HB08_P
IO_L7N_T1_16_AN33	AN33	FMC2_HB08_N
IO_L8P_T1_16_AR33	AR33	FMC2_HB09_P
IO_L8N_T1_16_AT33	AT33	FMC2_HB09_N
IO_L9P_T1_DQS_16_AP31	AP31	FMC2_HB10_P
IO_L9N_T1_DQS_16_AP32	AP32	FMC2_HB10_N
IO_L10P_T1_16_AR31	AR31	FMC2_HB11_P
IO_L10N_T1_16_AR32	AR32	FMC2_HB11_N
IO_L11P_T1_SRCC_16_AU31	AU31	FMC2_HB06_CC_P
IO_L11N_T1_SRCC_16_AU32	AU32	FMC2_HB06_CC_N
IO_L12P_T1_MRCC_16_AU33	AU33	FMC2_HB00_CC_P
IO_L12N_T1_MRCC_16_AV33	AV33	FMC2_HB00_CC_N
IO_L13P_T2_MRCC_16_AV32	AV32	FMC2_CLK2_BIDIR_P
IO_L13N_T2_MRCC_16_AW32	AW32	FMC2_CLK2_BIDIR_N
IO_L14P_T2_SRCC_16_AV34	AV34	FMC2_CLK3_BIDIR_P
IO_L14N_T2_SRCC_16_AV35	AV35	FMC2_CLK3_BIDIR_N
IO_L15P_T2_DQS_16_AW34	AW34	FMC2_HB12_P
IO_L15N_T2_DQS_16_AW35	AW35	FMC2_HB12_N
IO_L16P_T2_16_AY33	AY33	FMC2_HB13_P
IO_L16N_T2_16_AY34	AY34	FMC2_HB13_N
IO_L17P_T2_16_BA34	BA34	FMC2_HB14_P
IO_L17N_T2_16_BA35	BA35	FMC2_HB14_N
IO_L18P_T2_16_AY32	AY32	FMC2_HB15_P
IO_L18N_T2_16_BA33	BA33	FMC2_HB15_N
IO_L19P_T3_16_BB31	BB31	FMC2_HB16_P
IO_L19N_T3_VREF_16_BB32	BB32	FMC2_HB16_N
IO_L20P_T3_16_BB35	BB35	FMC2_HA12_P
IO_L20N_T3_16_BC35	BC35	FMC2_HA12_N
IO_L21P_T3_DQS_16_BC32	BC32	FMC2_HA13_P
IO_L21N_T3_DQS_16_BC33	BC33	FMC2_HA13_N
IO_L22P_T3_16_BB33	BB33	FMC2_HA14_P
IO_L22N_T3_16_BC34	BC34	FMC2_HA14_N
IO_L23P_T3_16_BD31	BD31	FMC2_HA15_P
IO_L23N_T3_16_BD32	BD32	FMC2_HA15_N
IO_L24P_T3_16_BD34	BD34	FMC2_HA16_P
IO_L24N_T3_16_BD35	BD35	FMC2_HA16_N
IO_25_VRP_16_AT31	AT31	IO_25_VRP_16



U1


SOC_FF1924_OZ_IRON



NOTES:



1 LVDS TERMINATION RESISTOR: LOCATE CLOSEST TO PINS ON FPGA.

IO_0_VRN_17_M26	M26	IO_0_VRN_17
IO_L1P_T0_17_B23	B23	USB_GPIO_0
IO_L1N_T0_17_A23	A23	USB_GPIO_1
IO_L2P_T0_17_C25	C25	USB_GPIO_2
IO_L2N_T0_17_B25	B25	USB_GPIO_3
IO_L3P_T0_DQS_17_C23	C23	USB_TXD_0
IO_L3N_T0_DQS_17_C24	C24	USB_RXD_I
IO_L4P_T0_17_A24	A24	USB_RTS_0_B
IO_L4N_T0_17_A25	A25	USB_CTS_I_B
IO_L5P_T0_17_D24	D24	MGT_MOD_SPI_SCK
IO_L5N_T0_17_D25	D25	MGT_MOD_SPI_D
IO_L6P_T0_17_E23	E23	MGT_MOD_SPI_Q
IO_L6N_T0_VREF_17_E24	E24	MGT_MOD_100_SPI_CS
IO_L7P_T1_17_G23	G23	MGT_MOD_200_SPI_CS
IO_L7N_T1_17_F23	F23	SA2_SDHOST_CMD
IO_L8P_T1_17_F24	F24	SA2_SDHOST_D0
IO_L8N_T1_17_F25	F25	SA2_SDHOST_D1
IO_L9P_T1_DQS_17_H23	H23	SA2_SDHOST_D3
IO_L9N_T1_DQS_17_H24	H24	SA2_SDHOST_D2
IO_L10P_T1_17_G25	G25	SA2_SDHOST_CLK
IO_L10N_T1_17_G26	G26	IO_L10N_T1_17
IO_L11P_T1_SRCC_17_J24	J24	IO_L11P_T1_SRCC_17
IO_L11N_T1_SRCC_17_H25	H25	IO_L11N_T1_SRCC_17
IO_L12P_T1_MRCC_17_J25	J25	LVDS_OSC_P
IO_L12N_T1_MRCC_17_J26	J26	LVDS_OSC_N
IO_L13P_T2_MRCC_17_K23	K23	CLK_DIFF_1_P
IO_L13N_T2_MRCC_17_K24	K24	CLK_DIFF_1_N
IO_L14P_T2_SRCC_17_L24	L24	IO_L14P_T2_SRCC_17
IO_L14N_T2_SRCC_17_L25	L25	IO_L14N_T2_SRCC_17
IO_L15P_T2_DQS_17_L26	L26	IO_L15P_T2_DQS_17
IO_L15N_T2_DQS_17_K26	K26	IO_L15N_T2_DQS_17
IO_L16P_T2_17_N23	N23	IO_L16P_T2_17
IO_L16N_T2_17_N24	N24	IO_L16N_T2_17
IO_L17P_T2_17_N25	N25	IO_L17P_T2_17
IO_L17N_T2_17_M25	M25	IO_L17N_T2_17
IO_L18P_T2_17_M23	M23	IO_L18P_T2_17
IO_L18N_T2_17_L23	L23	IO_L18N_T2_17
IO_L19P_T3_17_T24	T24	IO_L19P_T3_17
IO_L19N_T3_VREF_17_T25	T25	IO_L19N_T3_VREF_17
IO_L20P_T3_17_P25	P25	IO_L20P_T3_17
IO_L20N_T3_17_P26	P26	IO_L20N_T3_17
IO_L21P_T3_DQS_17_U25	U25	IO_L21P_T3_DQS_17
IO_L21N_T3_DQS_17_U26	U26	IO_L21N_T3_DQS_17
IO_L22P_T3_17_T26	T26	IO_L22P_T3_17
IO_L22N_T3_17_R26	R26	IO_L22N_T3_17
IO_L23P_T3_17_U23	U23	IO_L23P_T3_17
IO_L23N_T3_17_T23	T23	IO_L23N_T3_17
IO_L24P_T3_17_R23	R23	IO_L24P_T3_17
IO_L24N_T3_17_R24	R24	IO_L24N_T3_17
IO_25_VRP_17_P24	P24	IO_25_VRP_17



U1

SOC_FF1924_OZ_IRON



Title: I/O BANKS 16, 17
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40 Ver: 1.0

Sheet Size: B Rev: 01

Sheet 63 of 90 Drawn By RN

SOC_OZ_IRON_FF1924

BANK 18
XC7VX690TFFG1927

IO_0_VRN_18_L30	L30	IO_0_VRN_18
IO_L1P_T0_18_C30	C30	FMC3_HB01_P
IO_L1N_T0_18_B30	B30	FMC3_HB01_N
IO_L2P_T0_18_B33	B33	FMC3_HB02_P
IO_L2N_T0_18_A33	A33	FMC3_HB02_N
IO_L3P_T0_DQS_18_A30	A30	FMC3_HB03_P
IO_L3N_T0_DQS_18_A31	A31	FMC3_HB03_N
IO_L4P_T0_18_C32	C32	CM_LVDS2_P
IO_L4N_T0_18_C33	C33	CM_LVDS2_N
IO_L5P_T0_18_B31	B31	FMC3_HB04_P
IO_L5N_T0_18_B32	B32	FMC3_HB04_N
IO_L6P_T0_18_D30	D30	FMC3_HB05_P
IO_L6N_T0_VREF_18_D31	D31	FMC3_HB05_N
IO_L7P_T1_18_E31	E31	FMC3_HB07_P
IO_L7N_T1_18_D32	D32	FMC3_HB07_N
IO_L8P_T1_18_E32	E32	FMC3_HB08_P
IO_L8N_T1_18_E33	E33	FMC3_HB08_N
IO_L9P_T1_DQS_18_F30	F30	FMC3_HB09_P
IO_L9N_T1_DQS_18_F31	F31	FMC3_HB09_N
IO_L10P_T1_18_G33	G33	FMC3_HB10_P
IO_L10N_T1_18_F33	F33	FMC3_HB10_N
IO_L11P_T1_SRCC_18_G31	G31	FMC3_HB06_CC_P
IO_L11N_T1_SRCC_18_G32	G32	FMC3_HB06_CC_N
IO_L12P_T1_MRCC_18_H30	H30	FMC3_HB00_CC_P
IO_L12N_T1_MRCC_18_G30	G30	FMC3_HB00_CC_N
IO_L13P_T2_MRCC_18_H32	H32	FMC3_CLK2_BIDIR_P
IO_L13N_T2_MRCC_18_H33	H33	FMC3_CLK2_BIDIR_N
IO_L14P_T2_SRCC_18_J30	J30	FMC3_CLK3_BIDIR_P
IO_L14N_T2_SRCC_18_J31	J31	FMC3_CLK3_BIDIR_N
IO_L15P_T2_DQS_18_L31	L31	FMC3_HB11_P
IO_L15N_T2_DQS_18_K31	K31	FMC3_HB11_N
IO_L16P_T2_18_K32	K32	FMC3_HB12_P
IO_L16N_T2_18_J32	J32	FMC3_HB12_N
IO_L17P_T2_18_M31	M31	FMC3_HB13_P
IO_L17N_T2_18_M32	M32	FMC3_HB13_N
IO_L18P_T2_18_L33	L33	FMC3_HB14_P
IO_L18N_T2_18_K33	K33	FMC3_HB14_N
IO_L19P_T3_18_R32	R32	FMC3_HB15_P
IO_L19N_T3_VREF_18_P32	P32	FMC3_HB15_N
IO_L20P_T3_18_N33	N33	FMC3_HA11_P
IO_L20N_T3_18_M33	M33	FMC3_HA11_N
IO_L21P_T3_DQS_18_T31	T31	FMC3_HA12_P
IO_L21N_T3_DQS_18_R31	R31	FMC3_HA12_N
IO_L22P_T3_18_P31	P31	FMC3_HA13_P
IO_L22N_T3_18_N32	N32	FMC3_HA13_N
IO_L23P_T3_18_U32	U32	FMC3_HA14_P
IO_L23N_T3_18_U33	U33	FMC3_HA14_N
IO_L24P_T3_18_T33	T33	CM_LVDS3_P
IO_L24N_T3_18_R33	R33	CM_LVDS3_N
IO_25_VRP_18_U31	U31	IO_25_VRP_18

RECOVERY CLOCK

RECOVERY CLOCK

VCCO_HP

VCCO_HP

SOC_OZ_IRON_FF1924

BANK 19
XC7VX690TFFG1927

IO_0_VRN_19_M27	M27	IO_0_VRN_19
IO_L1P_T0_19_A28	A28	DUT_PMB_ALERT
IO_L1N_T0_19_A29	A29	DUT_PMB_CTRL
IO_L2P_T0_19_D29	D29	DUT_PMB_CLK
IO_L2N_T0_19_C29	C29	DUT_PMB_DATA
IO_L3P_T0_DQS_19_C27	C27	IO_L3P_T0_DQS_19
IO_L3N_T0_DQS_19_B27	B27	IO_L3N_T0_DQS_19
IO_L4P_T0_19_C28	C28	IO_L4P_T0_19
IO_L4N_T0_19_B28	B28	IO_L4N_T0_19
IO_L5P_T0_19_B26	B26	IO_L5P_T0_19
IO_L5N_T0_19_A26	A26	USER_SW1
IO_L6P_T0_19_D26	D26	USER_SW2
IO_L6N_T0_VREF_19_D27	D27	USER_SW3
IO_L7P_T1_19_G28	G28	USER_SW4
IO_L7N_T1_19_F28	F28	USER_SW5
IO_L8P_T1_19_F26	F26	USER_SW6
IO_L8N_T1_19_E26	E26	USER_SW7
IO_L9P_T1_DQS_19_F29	F29	USER_SW8
IO_L9N_T1_DQS_19_E29	E29	IO_L9N_T1_DQS_19
IO_L10P_T1_19_E27	E27	IO_L10P_T1_19
IO_L10N_T1_19_E28	E28	IO_L10N_T1_19
IO_L11P_T1_SRCC_19_H27	H27	IO_L11P_T1_SRCC_19
IO_L11N_T1_SRCC_19_G27	G27	IO_L11N_T1_SRCC_19
IO_L12P_T1_MRCC_19_H28	H28	IO_L12P_T1_MRCC_19
IO_L12N_T1_MRCC_19_H29	H29	IO_L12N_T1_MRCC_19
IO_L13P_T2_MRCC_19_K27	K27	IO_L13P_T2_MRCC_19
IO_L13N_T2_MRCC_19_J27	J27	IO_L13N_T2_MRCC_19
IO_L14P_T2_SRCC_19_K28	K28	DUT_I2C_SCL
IO_L14N_T2_SRCC_19_J29	J29	DUT_I2C_SDA
IO_L15P_T2_DQS_19_N30	N30	IO_L15P_T2_DQS_19
IO_L15N_T2_DQS_19_M30	M30	IO_L15N_T2_DQS_19
IO_L16P_T2_19_L28	L28	IO_L16P_T2_19
IO_L16N_T2_19_K29	K29	IO_L16N_T2_19
IO_L17P_T2_19_N28	N28	IO_L17P_T2_19
IO_L17N_T2_19_N29	N29	IO_L17N_T2_19
IO_L18P_T2_19_M28	M28	IO_L18P_T2_19
IO_L18N_T2_19_L29	L29	IO_L18N_T2_19
IO_L19P_T3_19_P29	P29	USER_PB1
IO_L19N_T3_VREF_19_P30	P30	USER_PB2
IO_L20P_T3_19_T28	T28	APP_LED1
IO_L20N_T3_19_T29	T29	APP_LED2
IO_L21P_T3_DQS_19_R28	R28	APP_LED3
IO_L21N_T3_DQS_19_R29	R29	APP_LED4
IO_L22P_T3_19_U30	U30	APP_LED5
IO_L22N_T3_19_T30	T30	APP_LED6
IO_L23P_T3_19_R27	R27	APP_LED7
IO_L23N_T3_19_P27	P27	APP_LED8
IO_L24P_T3_19_U27	U27	IO_L24P_T3_19
IO_L24N_T3_19_U28	U28	IO_L24N_T3_19
IO_25_VRP_19_N27	N27	IO_25_VRP_19

PMBUS (DUT MASTER)

USER IO (SWITCHES)


I2C (DUT MASTER)

USER IO (PUSH BUTTONS)

USER IO (LEDS)


U1

SOC_FF1924_OZ_IRON



U1

SOC_FF1924_OZ_IRON



Title: I/O BANKS 18, 19
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	64 of 90	Drawn By	RN

SOC_OZ_IRON_FF1924

BANK 34
XC7VX690TFFG1927

IO_0_VRN_34_AP15	AP15	FMC1_PRSNT M2C L
IO_L1P_T0_34_BA18	BA18	FMC1_LA19 P
IO_L1N_T0_34_BB18	BB18	FMC1_LA19 N
IO_L2P_T0_34_BC19	BC19	FMC1_LA20 P
IO_L2N_T0_34_BD18	BD18	FMC1_LA20 N
IO_L3P_T0_DQS_34_BB17	BB17	FMC1_LA21 P
IO_L3N_T0_DQS_34_BC17	BC17	FMC1_LA21 N
IO_L4P_T0_34_BD17	BD17	FMC1_LA22 P
IO_L4N_T0_34_BD16	BD16	FMC1_LA22 N
IO_L5P_T0_34_BC15	BC15	FMC1_LA23 P
IO_L5N_T0_34_BD15	BD15	FMC1_LA23 N
IO_L6P_T0_34_BB16	BB16	FMC1_LA24 P
IO_L6N_T0_VREF_34_BB15	BB15	FMC1_LA24 N
IO_L7P_T1_34_AW17	AW17	FMC1_LA25 P
IO_L7N_T1_34_AY16	AY16	FMC1_LA25 N
IO_L8P_T1_34_AY18	AY18	FMC1_LA26 P
IO_L8N_T1_34_AY17	AY17	FMC1_LA26 N
IO_L9P_T1_DQS_34_AW16	AW16	FMC1_LA27 P
IO_L9N_T1_DQS_34_AW15	AW15	FMC1_LA27 N
IO_L10P_T1_34_BA16	BA16	FMC1_LA28 P
IO_L10N_T1_34_BA15	BA15	FMC1_LA28 N
IO_L11P_T1_SRCC_34_AV18	AV18	FMC1_LA18 CC P
IO_L11N_T1_SRCC_34_AV17	AV17	FMC1_LA18 CC N
IO_L12P_T1_MRCC_34_AU15	AU15	FMC1_LA17 CC P
IO_L12N_T1_MRCC_34_AV15	AV15	FMC1_LA17 CC N
IO_L13P_T2_MRCC_34_AT18	AT18	FMC1_CLK0 M2C P
IO_L13N_T2_MRCC_34_AU18	AU18	FMC1_CLK0 M2C N
IO_L14P_T2_SRCC_34_AU17	AU17	FMC1_CLK1 M2C P
IO_L14N_T2_SRCC_34_AU16	AU16	FMC1_CLK1 M2C N
IO_L15P_T2_DQS_34_AP16	AP16	FMC1_LA29 P
IO_L15N_T2_DQS_34_AR16	AR16	FMC1_LA29 N
IO_L16P_T2_34_AR18	AR18	FMC1_LA30 P
IO_L16N_T2_34_AR17	AR17	FMC1_LA30 N
IO_L17P_T2_34_AT16	AT16	FMC1_LA31 P
IO_L17N_T2_34_AT15	AT15	FMC1_LA31 N
IO_L18P_T2_34_AN17	AN17	FMC1_LA32 P
IO_L18N_T2_34_AP17	AP17	FMC1_LA32 N
IO_L19P_T3_34_AM18	AM18	FMC1_LA33 P
IO_L19N_T3_VREF_34_AN18	AN18	FMC1_LA33 N
IO_L20P_T3_34_AM15	AM15	FMC1_HA07 P
IO_L20N_T3_34_AN15	AN15	FMC1_HA07 N
IO_L21P_T3_DQS_34_AK18	AK18	FMC1_HA08 P
IO_L21N_T3_DQS_34_AL18	AL18	FMC1_HA08 N
IO_L22P_T3_34_AM17	AM17	FMC1_HA09 P
IO_L22N_T3_34_AM16	AM16	FMC1_HA09 N
IO_L23P_T3_34_AJ16	AJ16	FMC1_HA10 P
IO_L23N_T3_34_AK16	AK16	FMC1_HA10 N
IO_L24P_T3_34_AL16	AL16	FMC1_HA11 P
IO_L24N_T3_34_AL15	AL15	FMC1_HA11 N
IO_25_VRP_34_AK17	AK17	IO_25_VRP_34

DEDICATED PINS

VCCO_HP

AL17	VCCO_34_AL17
AP18	VCCO_34_AP18
AR15	VCCO_34_AR15
AV16	VCCO_34_AV16
BA17	VCCO_34_BA17
BD18	VCCO_34_BD18

U1

SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924

BANK 35
XC7VX690TFFG1927

IO_0_VRN_35_AR23	AR23	IO_0_VRN_35
IO_L1P_T0_35_BB22	BB22	FMC1_HB01 P
IO_L1N_T0_35_BB21	BB21	FMC1_HB01 N
IO_L2P_T0_AD4P_35_BC22	BC22	FMC1_HB02 P
IO_L2N_T0_AD4N_35_BD22	BD22	FMC1_HB02 N
IO_L3P_T0_DQS_AD12P_35_BC20	BC20	FMC1_HB03 P
IO_L3N_T0_DQS_AD12N_35_BD19	BD19	FMC1_HB03 N
IO_L4P_T0_AD5P_35_BD21	BD21	FMC1_HB04 P
IO_L4N_T0_AD5N_35_BD20	BD20	FMC1_HB04 N
IO_L5P_T0_AD13P_35_BA21	BA21	FMC1_HB05 P
IO_L5N_T0_AD13N_35_BB20	BB20	FMC1_HB05 N
IO_L6P_T0_35_BA20	BA20	FMC1_HB07 P
IO_L6N_T0_VREF_35_BA19	BA19	FMC1_HB07 N
IO_L7P_T1_AD6P_35_AW22	AW22	FMC1_HB08 P
IO_L7N_T1_AD6N_35_AY22	AY22	FMC1_HB08 N
IO_L8P_T1_AD14P_35_AV20	AV20	FMC1_HB09 P
IO_L8N_T1_AD14N_35_AW20	AW20	FMC1_HB09 N
IO_L9P_T1_DQS_AD7P_35_AW21	AW21	FMC1_HB10 P
IO_L9N_T1_DQS_AD7N_35_AY21	AY21	FMC1_HB10 N
IO_L10P_T1_AD15P_35_AW19	AW19	FMC1_HB11 P
IO_L10N_T1_AD15N_35_AY19	AY19	FMC1_HB11 N
IO_L11P_T1_SRCC_35_AU22	AU22	FMC1_HB06 CC P
IO_L11N_T1_SRCC_35_AV22	AV22	FMC1_HB06 CC N
IO_L12P_T1_MRCC_35_AU20	AU20	FMC1_HB00 CC P
IO_L12N_T1_MRCC_35_AV19	AV19	FMC1_HB00 CC N
IO_L13P_T2_MRCC_35_AT21	AT21	FMC1_CLK2 BIDIR P
IO_L13N_T2_MRCC_35_AU21	AU21	FMC1_CLK2 BIDIR N
IO_L14P_T2_SRCC_35_AT20	AT20	FMC1_CLK3 BIDIR P
IO_L14N_T2_SRCC_35_AT19	AT19	FMC1_CLK3 BIDIR N
IO_L15P_T2_DQS_35_AP21	AP21	FMC1_HB12 P
IO_L15N_T2_DQS_35_AP20	AP20	FMC1_HB12 N
IO_L16P_T2_35_AR22	AR22	FMC1_HB13 P
IO_L16N_T2_35_AR21	AR21	FMC1_HB13 N
IO_L17P_T2_35_AN20	AN20	FMC1_HB14 P
IO_L17N_T2_35_AP19	AP19	FMC1_HB14 N
IO_L18P_T2_35_AN22	AN22	FMC1_HB15 P
IO_L18N_T2_35_AP22	AP22	FMC1_HB15 N
IO_L19P_T3_35_AM22	AM22	FMC1_HB16 P
IO_L19N_T3_VREF_35_AM21	AM21	FMC1_HB16 N
IO_L20P_T3_35_AJ22	AJ22	FMC1_HA12 P
IO_L20N_T3_35_AJ21	AJ21	FMC1_HA12 N
IO_L21P_T3_DQS_35_AM20	AM20	FMC1_HA13 P
IO_L21N_T3_DQS_35_AN19	AN19	FMC1_HA13 N
IO_L22P_T3_35_AK22	AK22	FMC1_HA14 P
IO_L22N_T3_35_AK21	AK21	FMC1_HA14 N
IO_L23P_T3_35_AL21	AL21	FMC1_HA15 P
IO_L23N_T3_35_AL20	AL20	FMC1_HA15 N
IO_L24P_T3_35_AK19	AK19	FMC1_HA16 P
IO_L24N_T3_35_AL19	AL19	FMC1_HA16 N
IO_25_VRP_35_AR19	AR19	IO_25_VRP_35

DEDICATED PINS


DEDICATED PINS

VCCO_HP

AK20	VCCO_35_AK20
AN21	VCCO_35_AN21
AT22	VCCO_35_AT22
AU19	VCCO_35_AU19
AY20	VCCO_35_AY20
BC21	VCCO_35_BC21

U1

SOC_FF1924_OZ_IRON





Title: I/O BANKS 34, 35
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 65 of 90	Drawn By RN

BANK 36
XC7VX690TFFG1927




IO_0_VRN_36 AP12	AP12	IO_0_VRN_36
IO_L1P_T0_36 AJ14	AJ14	FMCI_LA02_P
IO_L1N_T0_36 AK14	AK14	FMCI_LA02_N
IO_L2P_T0_36 AM13	AM13	FMCI_LA03_P
IO_L2N_T0_36 AM12	AM12	FMCI_LA03_N
IO_L3P_T0_DQS_36 AK13	AK13	FMCI_LA04_P
IO_L3N_T0_DQS_36 AK12	AK12	FMCI_LA04_N
IO_L4P_T0_36 AN13	AN13	FMCI_LA05_P
IO_L4N_T0_36 AN12	AN12	FMCI_LA05_N
IO_L5P_T0_36 AL14	AL14	FMCI_LA06_P
IO_L5N_T0_36 AL13	AL13	FMCI_LA06_N
IO_L6P_T0_36 AN14	AN14	FMCI_LA07_P
IO_L6N_T0_VREF_36 AP14	AP14	FMCI_LA07_N
IO_L7P_T1_36 AR13	AR13	FMCI_LA08_P
IO_L7N_T1_36 AR12	AR12	FMCI_LA08_N
IO_L8P_T1_36 AU12	AU12	FMCI_LA09_P
IO_L8N_T1_36 AU11	AU11	FMCI_LA09_N
IO_L9P_T1_DQS_36 AT14	AT14	FMCI_LA10_P
IO_L9N_T1_DQS_36 AT13	AT13	FMCI_LA10_N
IO_L10P_T1_36 AU10	AU10	FMCI_LA11_P
IO_L10N_T1_36 AV10	AV10	FMCI_LA11_N
IO_L11P_T1_SRCC_36 AV12	AV12	FMCI_LA01_CC_P
IO_L11N_T1_SRCC_36 AW12	AW12	FMCI_LA01_CC_N
IO_L12P_T1_MRCC_36 AU13	AU13	FMCI_LA00_CC_P
IO_L12N_T1_MRCC_36 AV13	AV13	FMCI_LA00_CC_N
IO_L13P_T2_MRCC_36 AV14	AV14	FMCI_HA00_CC_P
IO_L13N_T2_MRCC_36 AW14	AW14	FMCI_HA00_CC_N
IO_L14P_T2_SRCC_36 AW11	AW11	FMCI_HA01_CC_P
IO_L14N_T2_SRCC_36 AW10	AW10	FMCI_HA01_CC_N
IO_L15P_T2_DQS_36 AY13	AY13	FMCI_LA12_P
IO_L15N_T2_DQS_36 BA13	BA13	FMCI_LA12_N
IO_L16P_T2_36 AY12	AY12	FMCI_LA13_P
IO_L16N_T2_36 AY11	AY11	FMCI_LA13_N
IO_L17P_T2_36 BA11	BA11	FMCI_LA14_P
IO_L17N_T2_36 BA10	BA10	FMCI_LA14_N
IO_L18P_T2_36 AY14	AY14	FMCI_LA15_P
IO_L18N_T2_36 BA14	BA14	FMCI_LA15_N
IO_L19P_T3_36 BB11	BB11	FMCI_LA16_P
IO_L19N_T3_VREF_36 BB10	BB10	FMCI_LA16_N
IO_L20P_T3_36 BB12	BB12	FMCI_HA02_P
IO_L20N_T3_36 BC12	BC12	FMCI_HA02_N
IO_L21P_T3_DQS_36 BD12	BD12	FMCI_HA03_P
IO_L21N_T3_DQS_36 BD11	BD11	FMCI_HA03_N
IO_L22P_T3_36 BB13	BB13	FMCI_HA04_P
IO_L22N_T3_36 BC13	BC13	FMCI_HA04_N
IO_L23P_T3_36 BC14	BC14	FMCI_HA05_P
IO_L23N_T3_36 BD14	BD14	FMCI_HA05_N
IO_L24P_T3_36 BC10	BC10	FMCI_HA06_P
IO_L24N_T3_36 BD10	BD10	FMCI_HA06_N
IO_25_VRP_36 AR14	AR14	IO_25_VRP_36



NOTES:
1 LVDS TERMINATION RESISTOR: LOCATE CLOSET TO PINS ON FPGA.

BANK 37
XC7VX690TFFG1927

IO_0_VRN_37 P19	P19	IO_0_VRN_37
IO_L1P_T0_37 B21	B21	CM_CTRL_0
IO_L1N_T0_37 A21	A21	CM_CTRL_1
IO_L2P_T0_37 B20	B20	CM_CTRL_2
IO_L2N_T0_37 A20	A20	CM_CTRL_3
IO_L3P_T0_DQS_37 C22	C22	CM_CTRL_4
IO_L3N_T0_DQS_37 B22	B22	CM_CTRL_5
IO_L4P_T0_37 D20	D20	CM_CTRL_6
IO_L4N_T0_37 C20	C20	CM_CTRL_7
IO_L5P_T0_37 D22	D22	CM_CTRL_8
IO_L5N_T0_37 D21	D21	CM_CTRL_9
IO_L6P_T0_37 E22	E22	CM_CTRL_10
IO_L6N_T0_VREF_37 E21	E21	CM_CTRL_11
IO_L7P_T1_37 G21	G21	CM_CTRL_12
IO_L7N_T1_37 F21	F21	CM_CTRL_13
IO_L8P_T1_37 F20	F20	CM_CTRL_14
IO_L8N_T1_37 F19	F19	CM_CTRL_15
IO_L9P_T1_DQS_37 H22	H22	CM_CTRL_16
IO_L9N_T1_DQS_37 G22	G22	CM_CTRL_17
IO_L10P_T1_37 J19	J19	CM_CTRL_18
IO_L10N_T1_37 H19	H19	CM_CTRL_19
IO_L11P_T1_SRCC_37 J21	J21	IO_L11P_T1_SRCC_37
IO_L11N_T1_SRCC_37 J20	J20	IO_L11N_T1_SRCC_37
IO_L12P_T1_MRCC_37 H20	H20	CLK_DIFF_2_P
IO_L12N_T1_MRCC_37 G20	G20	CLK_DIFF_2_N
IO_L13P_T2_MRCC_37 K22	K22	IO_L13P_T2_MRCC_37
IO_L13N_T2_MRCC_37 J22	J22	IO_L13N_T2_MRCC_37
IO_L14P_T2_SRCC_37 L21	L21	CM_GCLK_P
IO_L14N_T2_SRCC_37 K21	K21	CM_GCLK_N
IO_L15P_T2_DQS_37 L19	L19	CM_CTRL_20
IO_L15N_T2_DQS_37 K19	K19	CM_CTRL_21
IO_L16P_T2_37 M20	M20	CM_CTRL_22
IO_L16N_T2_37 L20	L20	CM_CTRL_23
IO_L17P_T2_37 N20	N20	CM_RST
IO_L17N_T2_37 N19	N19	IO_L17N_T2_37
IO_L18P_T2_37 N22	N22	IO_L18P_T2_37
IO_L18N_T2_37 M22	M22	IO_L18N_T2_37
IO_L19P_T3_37 U20	U20	IO_L19P_T3_37
IO_L19N_T3_VREF_37 T20	T20	IO_L19N_T3_VREF_37
IO_L20P_T3_37 T19	T19	IO_L20P_T3_37
IO_L20N_T3_37 R19	R19	IO_L20N_T3_37
IO_L21P_T3_DQS_37 U22	U22	IO_L21P_T3_DQS_37
IO_L21N_T3_DQS_37 U21	U21	IO_L21N_T3_DQS_37
IO_L22P_T3_37 P21	P21	IO_L22P_T3_37
IO_L22N_T3_37 P20	P20	IO_L22N_T3_37
IO_L23P_T3_37 R22	R22	IO_L23P_T3_37
IO_L23N_T3_37 P22	P22	IO_L23N_T3_37
IO_L24P_T3_37 T21	T21	IO_L24P_T3_37
IO_L24N_T3_37 R21	R21	IO_L24N_T3_37
IO_25_VRP_37 M21	M21	IO_25_VRP_37



Title: I/O BANKS 36, 37
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 66 of 90	Drawn By RN

SOC_OZ_IRON_FF1924

BANK 38
XC7VX690TFFG1927

IO_0_VRN_38_L15	L15	IO_0_VRN_38
IO_L1P_T0_38_C15	C15	FMC3_LA02_P
IO_L1N_T0_38_C14	C14	FMC3_LA02_N
IO_L2P_T0_38_B15	B15	FMC3_LA03_P
IO_L2N_T0_38_A15	A15	FMC3_LA03_N
IO_L3P_T0_DQS_38_B13	B13	FMC3_LA04_P
IO_L3N_T0_DQS_38_B12	B12	FMC3_LA04_N
IO_L4P_T0_38_A14	A14	FMC3_LA05_P
IO_L4N_T0_38_A13	A13	FMC3_LA05_N
IO_L5P_T0_38_C13	C13	FMC3_LA06_P
IO_L5N_T0_38_C12	C12	FMC3_LA06_N
IO_L6P_T0_38_D15	D15	FMC3_LA07_P
IO_L6N_T0_VREF_38_D14	D14	FMC3_LA07_N
IO_L7P_T1_38_E12	E12	FMC3_LA08_P
IO_L7N_T1_38_D12	D12	FMC3_LA08_N
IO_L8P_T1_38_E14	E14	FMC3_LA09_P
IO_L8N_T1_38_E13	E13	FMC3_LA09_N
IO_L9P_T1_DQS_38_G15	G15	FMC3_LA10_P
IO_L9N_T1_DQS_38_F15	F15	FMC3_LA10_N
IO_L10P_T1_38_F14	F14	FMC3_LA11_P
IO_L10N_T1_38_F13	F13	FMC3_LA11_N
IO_L11P_T1_SRCC_38_H13	H13	FMC3_LA01_CC_P
IO_L11N_T1_SRCC_38_G13	G13	FMC3_LA01_CC_N
IO_L12P_T1_MRCC_38_H15	H15	FMC3_LA00_CC_P
IO_L12N_T1_MRCC_38_H14	H14	FMC3_LA00_CC_N
IO_L13P_T2_MRCC_38_J15	J15	FMC3_HA00_CC_P
IO_L13N_T2_MRCC_38_J14	J14	FMC3_HA00_CC_N
IO_L14P_T2_SRCC_38_K14	K14	FMC3_HA01_CC_P
IO_L14N_T2_SRCC_38_K13	K13	FMC3_HA01_CC_N
IO_L15P_T2_DQS_38_H12	H12	FMC3_LA12_P
IO_L15N_T2_DQS_38_G12	G12	FMC3_LA12_N
IO_L16P_T2_38_M13	M13	FMC3_LA13_P
IO_L16N_T2_38_L13	L13	FMC3_LA13_N
IO_L17P_T2_38_M15	M15	FMC3_LA14_P
IO_L17N_T2_38_L14	L14	FMC3_LA14_N
IO_L18P_T2_38_K12	K12	CM_LVDS1_P
IO_L18N_T2_38_J12	J12	CM_LVDS1_N
IO_L19P_T3_38_R14	R14	FMC3_LA15_P
IO_L19N_T3_VREF_38_P14	P14	FMC3_LA15_N
IO_L20P_T3_38_N14	N14	FMC3_LA16_P
IO_L20N_T3_38_N13	N13	FMC3_LA16_N
IO_L21P_T3_DQS_38_T14	T14	FMC3_HA02_P
IO_L21N_T3_DQS_38_R13	R13	FMC3_HA02_N
IO_L22P_T3_38_N12	N12	FMC3_HA03_P
IO_L22N_T3_38_M12	M12	FMC3_HA03_N
IO_L23P_T3_38_U13	U13	FMC3_HA04_P
IO_L23N_T3_38_T13	T13	FMC3_HA04_N
IO_L24P_T3_38_R12	R12	FMC3_HA05_P
IO_L24N_T3_38_P12	P12	FMC3_HA05_N
IO_25_VRP_38_U12	U12	IO_25_VRP_38


RECOVERY CLOCK

VCCO_HP

B14	VCCO_38_B14
E15	VCCO_38_E15
F12	VCCO_38_F12
J13	VCCO_38_J13
M14	VCCO_38_M14
T12	VCCO_38_T12

U1

SOC_FF1924_OZ_IRON



SOC_OZ_IRON_FF1924

BANK 39
XC7VX690TFFG1927

IO_0_VRN_39_K18	K18	FMC3_PRSNT_M2C_L
IO_L1P_T0_39_C18	C18	FMC3_LA19_P
IO_L1N_T0_39_B18	B18	FMC3_LA19_N
IO_L2P_T0_39_B16	B16	FMC3_LA20_P
IO_L2N_T0_39_A16	A16	FMC3_LA20_N
IO_L3P_T0_DQS_39_D19	D19	FMC3_LA21_P
IO_L3N_T0_DQS_39_C19	C19	FMC3_LA21_N
IO_L4P_T0_39_C17	C17	FMC3_LA22_P
IO_L4N_T0_39_B17	B17	FMC3_LA22_N
IO_L5P_T0_39_A19	A19	FMC3_LA23_P
IO_L5N_T0_39_A18	A18	FMC3_LA23_N
IO_L6P_T0_39_D17	D17	FMC3_LA24_P
IO_L6N_T0_VREF_39_D16	D16	FMC3_LA24_N
IO_L7P_T1_39_E17	E17	FMC3_LA25_P
IO_L7N_T1_39_E16	E16	FMC3_LA25_N
IO_L8P_T1_39_G18	G18	FMC3_LA26_P
IO_L8N_T1_39_F18	F18	FMC3_LA26_N
IO_L9P_T1_DQS_39_G16	G16	FMC3_LA27_P
IO_L9N_T1_DQS_39_F16	F16	FMC3_LA27_N
IO_L10P_T1_39_E19	E19	FMC3_LA28_P
IO_L10N_T1_39_E18	E18	FMC3_LA28_N
IO_L11P_T1_SRCC_39_J17	J17	FMC3_LA18_CC_P
IO_L11N_T1_SRCC_39_H17	H17	FMC3_LA18_CC_N
IO_L12P_T1_MRCC_39_H18	H18	FMC3_LA17_CC_P
IO_L12N_T1_MRCC_39_G17	G17	FMC3_LA17_CC_N
IO_L13P_T2_MRCC_39_K17	K17	FMC3_CLK0_M2C_P
IO_L13N_T2_MRCC_39_J16	J16	FMC3_CLK0_M2C_N
IO_L14P_T2_SRCC_39_L16	L16	FMC3_CLK1_M2C_P
IO_L14N_T2_SRCC_39_K16	K16	FMC3_CLK1_M2C_N
IO_L15P_T2_DQS_39_P17	P17	FMC3_LA29_P
IO_L15N_T2_DQS_39_N17	N17	FMC3_LA29_N
IO_L16P_T2_39_M18	M18	FMC3_LA30_P
IO_L16N_T2_39_L18	L18	FMC3_LA30_N
IO_L17P_T2_39_P15	P15	FMC3_LA31_P
IO_L17N_T2_39_N15	N15	FMC3_LA31_N
IO_L18P_T2_39_M17	M17	FMC3_LA32_P
IO_L18N_T2_39_M16	M16	FMC3_LA32_N
IO_L19P_T3_39_T16	T16	FMC3_LA33_P
IO_L19N_T3_VREF_39_T15	T15	FMC3_LA33_N
IO_L20P_T3_39_R16	R16	FMC3_HA06_P
IO_L20N_T3_39_P16	P16	FMC3_HA06_N
IO_L21P_T3_DQS_39_U17	U17	FMC3_HA07_P
IO_L21N_T3_DQS_39_U16	U16	FMC3_HA07_N
IO_L22P_T3_39_R18	R18	FMC3_HA08_P
IO_L22N_T3_39_R17	R17	FMC3_HA08_N
IO_L23P_T3_39_U18	U18	FMC3_HA09_P
IO_L23N_T3_39_T18	T18	FMC3_HA09_N
IO_L24P_T3_39_V15	V15	FMC3_HA10_P
IO_L24N_T3_39_U15	U15	FMC3_HA10_N
IO_25_VRP_39_N18	N18	IO_25_VRP_39

VCCO_HP

A17	VCCO_39_A17
D18	VCCO_39_D18
H16	VCCO_39_H16
L17	VCCO_39_L17
P18	VCCO_39_P18
R15	VCCO_39_R15
V16	VCCO_39_V16

U1

SOC_FF1924_OZ_IRON




Title: I/O BANKS 38, 39
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 67 of 90	Drawn By RN


FPGA POWER, VCCAUX / VCCAUX_IO / VCCBRAM

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924




U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924



U1 SOC_FF1924_OZ_IRON

SOC_OZ_IRON_FF1924



U1 SOC_FF1924_OZ_IRON



Title: FPGA POWER SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR	ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 68 of 90	Drawn By RN

FPGA POWER, VCCINT

SOC_OZ_IRON_FF1924

BANK VCCINT
XC7VX690TFFG1927

- VCCINT_Y32
- VCCINT_Y30
- VCCINT_Y28
- VCCINT_Y22
- VCCINT_Y20
- VCCINT_Y16
- VCCINT_Y14
- VCCINT_Y12
- VCCINT_W33
- VCCINT_W31
- VCCINT_W29
- VCCINT_W23
- VCCINT_W21
- VCCINT_W17
- VCCINT_W15
- VCCINT_W13
- VCCINT_V32
- VCCINT_V30
- VCCINT_V28
- VCCINT_V22
- VCCINT_V20
- VCCINT_V14
- VCCINT_V12
- VCCINT_AJ33
- VCCINT_AJ17
- VCCINT_AJ15
- VCCINT_AH32
- VCCINT_AH30
- VCCINT_AH28
- VCCINT_AH22
- VCCINT_AH20
- VCCINT_AH16
- VCCINT_AH14
- VCCINT_AH12
- VCCINT_AG33
- VCCINT_AG31
- VCCINT_AG29
- VCCINT_AG23
- VCCINT_AG21
- VCCINT_AG17
- VCCINT_AG15
- VCCINT_AG13
- VCCINT_AF32
- VCCINT_AF30
- VCCINT_AF28
- VCCINT_AF22
- VCCINT_AF20
- VCCINT_AF16
- VCCINT_AF14
- VCCINT_AF12
- VCCINT_AE33
- VCCINT_AE31
- VCCINT_AE29
- VCCINT_AE21
- VCCINT_AE17
- VCCINT_AE15
- VCCINT_AE13
- VCCINT_AD32
- VCCINT_AD30
- VCCINT_AD28
- VCCINT_AD20
- VCCINT_AD16
- VCCINT_AD14
- VCCINT_AD12
- VCCINT_AC33
- VCCINT_AC31
- VCCINT_AC29
- VCCINT_AC21
- VCCINT_AC17
- VCCINT_AC15
- VCCINT_AC13
- VCCINT_AB32
- VCCINT_AB30
- VCCINT_AB28
- VCCINT_AB20
- VCCINT_AB16
- VCCINT_AB14
- VCCINT_AB12
- VCCINT_AA33
- VCCINT_AA31
- VCCINT_AA29
- VCCINT_AA23
- VCCINT_AA21
- VCCINT_AA17
- VCCINT_AA15
- VCCINT_AA13

VCCINT

VCCINT_SPY_P



Title: FPGA POWER
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40

Ver: 1.0


Sheet Size: B

Rev: 01

Sheet 69 of 90

Drawn By RN

FPGA GROUND




SOC_FF1924_OZ_IRON

U1



Title: FPGA GROUND SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR		ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
---	--	--

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 70 of 90	Drawn By RN



Title: FPGA GROUND
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-12-2013_11:36	Ver:	1.0
-------	-----------------	------	-----

Sheet Size: B Rev: 01

Sheet **71** of **90** Drawn By **RN**

FPGA GROUND

SOC_OZ_IRON_FF1924

BANK GND3
XC7VX690TFFG1927

- GND_Y9
- GND_Y6
- GND_Y44
- GND_Y43
- GND_Y39
- GND_Y36
- GND_Y34
- GND_Y33
- GND_Y31
- GND_Y29
- GND_Y27
- GND_Y25
- GND_Y23
- GND_Y21
- GND_Y2
- GND_Y19
- GND_Y17
- GND_Y15
- GND_Y13
- GND_Y11
- GND_Y1
- GND_W7
- GND_W41
- GND_W4
- GND_W38
- GND_W34
- GND_W32
- GND_W30
- GND_W28
- GND_W26
- GND_W24
- GND_W22
- GND_W20
- GND_W18
- GND_W16
- GND_W14
- GND_W12
- GND_W11
- GND_V9
- GND_V6
- GND_V44
- GND_V43
- GND_V39
- GND_V36
- GND_V34
- GND_V33
- GND_V31
- GND_V29
- GND_V27
- GND_V25
- GND_V23
- GND_V21
- GND_V2
- GND_V19
- GND_V17
- GND_V13
- GND_V11
- GND_V1
- GND_U7
- GND_U42
- GND_U41
- GND_U4
- GND_U38
- GND_U34
- GND_U3
- GND_U24
- GND_U14
- GND_U11
- GND_T9
- GND_T6
- GND_T44
- GND_T43
- GND_T39
- GND_T36
- GND_T34
- GND_T27
- GND_T2
- GND_T17
- GND_T11

- Y9
- Y6
- Y44
- Y43
- Y39
- Y36
- Y34
- Y33
- Y31
- Y29
- Y27
- Y25
- Y23
- Y21
- Y2
- Y19
- Y17
- Y15
- Y13
- Y11
- Y1
- W7
- W41
- W4
- W38
- W34
- W32
- W30
- W28
- W26
- W24
- W22
- W20
- W18
- W16
- W14
- W12
- W11
- V9
- V6
- V44
- V43
- V39
- V36
- V34
- V33
- V31
- V29
- V27
- V25
- V23
- V21
- V2
- V19
- V17
- V13
- V11
- V1
- U7
- U42
- U41
- U4
- U38
- U34
- U3
- U24
- U14
- U11
- T9
- T6
- T44
- T43
- T39
- T36
- T34
- T27
- T2
- T17
- T11

MGTAVTT_100_SPY_N

MGTAVTT_200_SPY_N

GND

U1






SOC_FF1924_OZ_IRON




Title: FPGA GROUND SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR		ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
---	--	--

Date: 4-12-2013_11:36	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 72 of 90	Drawn By RN

FMC1 INTERFACE





Title: FMC1 (ROWS A, B, C, D) SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR		ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
Date: 4-11-2013_15:40	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 73 of 90	Drawn By RN	

1 FMC GLOBAL ADDRESS BIT GA[0:1]

FMC1 INTERFACE




Title: FMC1 (ROWS E, F, G)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	74 of 90	Drawn By	RN

FMC1 INTERFACE



Title: FMC1 (ROWS H, J, K)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 75 of 90	Drawn By RN

FMC1 INTERFACE

JA2

ASP_134486_01










Title: FMC1 (GND)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 76 of 90	Drawn By RN

FMC2 INTERFACE






Title: FMC2 (ROWS A, B, C, D) SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR		ASSY P/N: 0431676 PCB P/N: 1280597 SCH P/N: 0381429 TEST P/N: TSS0XXX
Date: 4-11-2013_15:40	Ver: 1.0	
Sheet Size: B	Rev: 01	
Sheet 77 of 90	Drawn By RN	

1 FMC GLOBAL ADDRESS BIT GA[0:1]

FMC2 INTERFACE




Title: FMC2 (ROWS E, F, G)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	78 of 90	Drawn By	RN

FMC2 INTERFACE



Title: FMC2 (ROWS H, J, K)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	79 of 90	Drawn By	RN

FMC2 INTERFACE

JA3

ASP_134486_01



Title: FMC2 (GND)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR






ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40 Ver: 1.0


Sheet Size: B Rev: 01

Sheet 80 of 90 Drawn By RN

FMC3 INTERFACE



FMC3 DECOUPLING CAPS




Title: FMC3 (ROWS A, B, C, D)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_18:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 81 of 90	Drawn By RN

1 FMC GLOBAL ADDRESS BIT GA[0:1]

FMC3 INTERFACE




Title: FMC3 (ROWS E, F, G)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_18:23	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	82 of 90	Drawn By	RN

FMC3 INTERFACE



Title: FMC3 (ROWS H, J, K)
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_18:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 83 of 90	Drawn By RN

FMC3 INTERFACE

JA4

DNP



Title: FMC3 GND
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR


ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_18:23 Ver: 1.0

Sheet Size: B Rev: 01


Sheet 84 of 90 Drawn By RN

AFX SIDEBAND CONNECTOR




JA1

DNP




JA1

DNP




JA1

DNP




JA1

DNP



JA1

DNP




Title: AFX CONTROL SIGNALS
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_18:23	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 85 of 90	Drawn By RN

SELECT I/O TERMINATION




Title: SELECT I/O TERMINATION
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_15:40	Ver: 1.0
Sheet Size: B	Rev: 01
Sheet 86 of 90	Drawn By RN

SELECT I/O TERMINATION




Title: SELECT I/O TERMINATION
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	87 of 90	Drawn By	RN

SELECT I/O TERMINATION - DECOUPLING



1 PLACE ONE 1UF CAP FOR EVERY 4 TERMINATED I/O SIGNALS.
PLACE ONE 100UF CAP FOR EVERY 25 TERMINATED I/O SIGNALS.
DISTRIBUTE THE CAPS EVENLY WITH RESPECT TO THE TERMINATION RESISTORS.







Title: SELECT I/O TERMINATION SCHEM, ROHS COMPLIANT VC7215 V7 FFG1927 MGT CHAR
ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date: 4-11-2013_18:23 Ver: 1.0


Sheet Size: B Rev: 01

Sheet 88 of 90 Drawn By RN




1 PLACE EXT VTT JACK AND VTT SENSE HEADER AT THE OPPOSITE ENDS OF VTT PLANE.


VCCINT





VCCO (12 HP BANKS)




VCCAUX






VCCAUX_IO



VCCBRAM



VCCO_0 (BANK 0)



Title: FPGA DECOUPLING
SCHEM, ROHS COMPLIANT
VC7215 V7 FFG1927 MGT CHAR

ASSY P/N: 0431676
PCB P/N: 1280597
SCH P/N: 0381429
TEST P/N: TSS0XXX

Date:	4-11-2013_15:40	Ver:	1.0
Sheet Size:	B	Rev:	01
Sheet	90 of 90	Drawn By	RN