REF Schematic for RZW03_RK3568 1)PMIC: RK809-5+DiscretePower 2)RAM: LPDDR4/4X 1x32Bit-----Default(8G) 3)ROM: eMMC-----Default(32G) Option:SPI Falsh 5)Support:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 ------Default ion:1 x USB3.0 OTG0 + 1 x USB3.0 HOST1 + 1 x 1Lane PCIe2.0(RC Mode) 6)Support:1 x USB2.0 HOST2+ 1 x USB2.0 HOST3 -- -----Default 8)Support:2 x 1Lane PCIe3.0 Connector (RC Mode) -----Default Option: 1 x 2Lanes PCIe3.0 Connector (RC Mode) Option:1 x 2Lanes PCIe3.0 Connector (EP Mode) 9)Support:1 x HDMI2.0 TX 10)Support:1 x LCM MIPI DSI TX0 ------Default Option:1 x LCM MIPI DSI TX1 Option:1 x LCM LVDS TX Option:1 x LCM Dual MIPI DSI TX Option:1 x LCM eDP TX 11)Support:1 x VGA OUT ------Default 12)Support:1 x 4Lanes Camera MIPI CSI RX ------Default 13)Support:a/b/g/n/ac 2X2 SDIO WIFI5+BT5.0+PCM ------Default Option:a/b/g/n/ac 1X1 SDIO WIFI+BT+PCM Option:a/b/g/n/ac/ax 2X2 PCIe WIFI6+BT5 14)Support:1 x 10/100/1000 Ethernet(RGMII1_M1) ------Default Option:1 x 10/100/1000 PCIe Ethernet Card 15)Support:1 x Headphone output ------Default 16)Support:1 x ECM MIC + 1 x Speaker out ------Default Option: 4 x MEMS MIC + 1 x Speaker out + Loopback or 2 x MEMS MIC + 1 x Speaker out + Loopback

Rockchip Electronics Co., Ltd

Project: RZW03_RK3568_REF_SCH

18)Support:Array Key(MENU, VOL+, VOL-, ESC), Reset, Power on/off Key 19)Support:3 x UART + 1 x RS485 + 1 x CAN FD(Option)

20)Support:Debug UART and ARM JTAG

Table of Content Page 1 00.Cover Page 01.Index and Notes Default Page 2 Default Page 3 02.Revision History Default Page 4 03.Block Diagram Default Page 5 04.Power Diagram Default 05.Power Sequence/IO Domain Map Page 6 Default 06.Reset Signal Map/Clock Map 07.UART Map Page 8 Default Page 9 08.I2C Bus Map 09.PCIE30/MULTI_PHY/VOP Fun Map Default Page 10 Default 10.RK3568_Power/GND 11.RK3568_DDR PHY Page 11 Page 12 Default Default 12.RK3568_DSC/PLL/PMUIO 13.RK3568_Flash/SD Controller 14.RK3568_USB/PCIe/SATA PHY Page 13 Default Page 14 Default Page 15 15.RK3568_SARADC/GPIO 16.RK3568_VI Interface 17.RK3568_VO Interface_1 Page 16 Page 17 Default Page 18 Default Page 19 18.RK3568_VO Interface_2 Page 20 Page 21 Page 22 19.RK3568_Audio Interface Default 20.Power_DC IN 21.Power_PMIC Default Default Page 23 Page 24 22.Power_Ext Discrete/RTC IC 23.Power_Flash Power Manage 25.USB2/USB3 Port Default Page 25 Default 25.USBZ/USB3 FORT 31.DRAM-DDR3 4X16Bit_96P 32.DRAM-DDR3 4X16+ECC_2X16_96P 33.DRAM-DDR4 2x16bit_96P 34.DRAM-DDR4 4x16Bit_96P 35.DRAM-DDR4 96P_2X16+ECC_1X16 36.DRAM-LPDDR3 1X32bit_178P 38.DRAM_DDR3 1X32bit_178P Page 26 Page 27 Page 28 Default Page 29 Page 30 Page 31 Page 32 Page 33 38.DRAM-LPDDR4X_1X32bit_200P 40.Flash-eMMC Flash 41.Flash-Nand Flash Default Page 34 Page 35 42.Flash-MicroSD Card Default Page 36 Page 37 43.Flash-SPI Flash 45.VI-Camera_Power Default 47.VI-Camera MIPI CSI 1x 4Lanes 48.VI-Camera MIPI CSI 2x 2Lanes Page 38 Default Page 39 Page 40 Page 41 49.VI-HDMI1.4 RX(To MIPICSI RX) 50.VO-HDMI2.0 TX Default 52.VO-LCM MIPI DSI TX0/TX1 53.VO-LCM Dual MIPI DSI TX 54.VO-LCM LVDS TX 64.VO-LCM LVDS TX Page 42 Default Page 43 Page 44 56.VO-LCM_eDP TX 58.TP Connector_COF 59.VO-VGA Output(eDP To VGA) Page 45 Page 46 Page 47 Default 60.WIFI/BT-SDMMC1_1T1R + UART 62.WIFI/BT-SDMMC1_2T2R + UART Page 48 Page 49 Default Page 50 Page 51 64.WIFI6/BT-PCIe_2T2R + UART 67.Ethernet-GEPHY_RGMII0 Page 52 68.Ethernet-GEPHY_RGMII1_M1 Default

69.Ethernet-PCIE Ethernet

Page 53

Page 54	70.Audio-Headphone Port	Default
Page 55	71.Audio-SingleMic+RK809_SPK	Default
Page 56	72.Audio-MicArray+RK809_SPK	Option
Page 57	74.Audio-MicArray+EXT Dual_SPK	Option
Page 58	82.SATA-SATA3.0 Slot_7P	Default
Page 59	83.PCIE-PCIE2.0_1x1Lane_RC_36P	Option
Page 60	84.PCIE-PCIE3.0_1x2Lanes_RC_64P	Option
Page 61	85.PCIE-PCIE3.0_2x1Lane_RC_32P	Default
Page 62	86.PCIE-PCIE3.0_1x2Lanes_EP_64P	Option
Page 63	87.MiniPCIe2.0 Slot_With 4G Fun	Option
Page 64	90.IR Receiver	Default
Page 65	91.Debug UART	Default
Page 66	92.KEY Array/SARADC	Default
Page 67	93.LED/HW_ID/BOM_ID	Default
Page 68	95.UART/RS485/CAN Port	Default
Page 69	99.Mark/Hole/Heatsink	Default
Page 70		
Page 71		
Page 72		
Page 73		
Page 74		
Page 75		
Page 76		

Description

Note

Option

Generate Bill of Materials

 $Item\tPart\tDescription\tPCB\ Footprint\tReference\tQuantity\tOption$

Combined property string:


Notes


- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes For more informations about the second source, please refer to our AVL.

Rockchip Ackchip Electronics Co., Ltd							
Project:	RZW03_RK3568_REF_SCH						
File:	File: <page name=""></page>						
Date:	Sunday, February 12, 2023 Rev: V1.0						
Designed by:	Zhangdz	Reviewed by:	Default	Sheet	2 of 69		

Version	Date	Ву	Change Dsecription	Approved
V1.0	2021-02-04	Zhangdz	1:Revision preliminary version	





VCC12V_DCIN	
VCC3V3_SYS	
VCC5V0_SYS	
VCC5V0_USB	
VDDA0V9_PMU	
VDDA_0V9	
VDD_LOGIC /	
VDD_GPU	
VCCA1V8_PMU	
VCCA_1V8	
VCC_1V8	1
VCC3V3_PMU	
VCC2V5_DDR	
VDD_CPU	
VCC_DDR	
VCC_3V3	-
VCCIO_SD	
VCC3V3_SD	
RESETn	
VDD_NPU	
VDDA0V9_IMAGE	7/////
VCCA1V8_IMAGE	
VCCIO ACODEC	777777


Power	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
Supply VCC3V3 SYS	RK809 BUCK1	2.5A	VDD LOGIC	Slot:1	0.9V	ON	0.9V	TRD	TRD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	OV	OFF	DVFS	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	OV	OFF	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD03	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	ov	OFF	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
i	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	ov	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3 SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
700373_075	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD


Default IO Power Domain Map


IO Pin Num		Suppo IO Vo		Actual assigned IO Domain Voltage			Nata	
Domain	PIN NUM	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes	
PMUIO1	Pin Y20	✓	×	VCC3V3_PMU	VCC3V3_PMU	3.3V		
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V		
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V		
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low	
vссіоз	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V		
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V		
VCCIO5	Pin V10 Pin V11	\	/	VCCIO5	VCC_3V3	3.3V		
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V		
VCCIO7	Pin V12	/	/	VCCIO7	VCC_3V3	3.3V		


If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!


Ra	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd				
Project: RZW03_RK3568_REF_SCH							
File:	File: <page name=""></page>						
Date:	Sunday, February 12, 2023 Rev: V1.0						
Designed by:	Zhangdz	6 of 69					




























Rockchip Confidential

Project ROBAN SIGNATURE FOR SCHOOL STATE OF SC

