

# Yinghua Hu

---

jeff.yhhu@gmail.com · [yinghuah.github.io](https://yinghuah.github.io)

ACADEMIC BACKGROUND	<b>University of Southern California</b> Ph.D. in Electrical Engineering	<b>Los Angeles, CA</b> 2017 - 2022
	<b>University of Southern California</b> M.S. in Electrical Engineering	<b>Los Angeles, CA</b> 2017 - 2019
	<b>Nankai University</b> B.S. in Electrical Engineering	<b>Tianjin, China</b> 2013 - 2017
PROFESSIONAL EXPERIENCE	<b>Machine Learning Engineer, Staff</b> <b>Altera Corporation</b> , San Jose, CA	Feb. 2026 - present
	• ===To be updated===	
	<b>Machine Learning Engineer, Staff</b> <b>Synopsys Inc.</b> , Sunnyvale, CA	Jan. 2023 - Feb. 2026
	<ul style="list-style-type: none"><li>• Applied machine learning models to predict design-time PPA metrics, enabling early intervention and more intelligent design-space exploration in physical design flows.</li><li>• Built orchestration infrastructure for next-generation EDA systems with agentic capabilities, coordinating multi-step execution across tools while ensuring reliable recovery from failed or incomplete design runs.</li><li>• Developed algorithmic features, including constraint solving and search space pruning, to support efficient and scalable optimization flows.</li><li>• Prototyped multimodal LLM-integrated systems for design automation, combining structured multi-agent prompting with GUI-driven navigation and RESTful APIs to interface seamlessly with internal EDA tools.</li></ul>	
	<b>Research Assistant</b> <b>University of Southern California</b> , Los Angeles, CA	Aug. 2017 - Dec. 2022
	<ul style="list-style-type: none"><li>• Conducted research on hardware security solutions for intellectual property (IP) protection against threats coming from the integrated circuit (IC) supply chain, including the design and formal analysis of gate-level and register transfer logic (RTL)-level circuit obfuscation methods to prevent IC reverse engineering.</li><li>• Published 10+ research papers <a href="#">[link]</a> in top-tier conferences and journals in the field of hardware security and electronic design automation.</li><li>• Received government research funding from the Air Force Research Laboratory (AFRL) and the Defense Advanced Research Projects Agency (DARPA).</li></ul>	
	<b>Security Research Intern</b> <b>Intel Corporation</b> , Hillsboro, OR	May 2022 - Aug. 2022
	<ul style="list-style-type: none"><li>• Collaborated on next-generation security technologies that take full advantage of the latest OS and silicon innovations to solve challenging security problems.</li><li>• Developed proof-of-concept firmware solutions to guarantee secure storage and processing of users' sensitive data on Intel silicon.</li><li>• Learned and practiced secure code review to mitigate security vulnerabilities that could lead to compromise in user data privacy.</li></ul>	

**Software Engineering Intern**  
**Synopsys Inc.**, Mountain View, CA

May 2021 - Aug. 2021

- Contributed to the development of DSO.ai [\[link\]](#), a Synopsys AI application for chip design.
- Developed and debugged new features to incorporate previous design information and its optimal solution to the AI model, allowing DSO.ai to further reduce the time to results for new and similar designs.
- Built a user interface to visualize design similarities among a number of customers' designs, which helped the team efficiently analyze the performance of different similarity metrics and choose the optimal one.

**SERVICE**

**Technical Program Committee Member:** HOST (2023-25), AsianHOST (2023), DAC (2024-25), and ISQED (2024-25).

**Session Chair:** HOST (2023) and DAC (2024).

**Judge:** HOST (Hardware Demo, 2023) and HOST (Ph.D. Dissertation Competition, 2024).

**External Reviewer:** TCAD, TVLSI, TIFS, TCAS-II, IEEE Access, TECS (Special Issue on Open Hardware for Embedded System Security and Cryptography), Journal of Hardware and Systems Security, and Integration.

**MENTORING**

**Teaching Assistant**

Jan. 2020 - May 2020

**University of Southern California**, Los Angeles, CA

- Course: EE577A (VLSI System Design), Spring 2020.
- Held weekly discussions and guided students on fully customized VLSI system design using Cadence tools.
- Received the highest student evaluation score for the year and Honorable Mention for Charles L. Weber Memorial Outstanding Teaching Assistant at USC ECE department.

**Ph.D. Mentor**

Summer 2018, 2019, and 2020

**University of Southern California**, Los Angeles, CA

- Mentored three local high school students to complete a hardware security-related project during SHINE [\[link\]](#), a K-12 outreach program at USC.
- Helped mentees prepare for relevant skill sets for college entrance and develop interests in research in engineering.

**AWARDS AND HONORS**

- ACM SIG Travel Grant, Design Automation Conference, July 2023.
- Ph.D Dissertation Competition Finalist, IEEE HOST, May 2023.
- Young Fellow, Design Automation Conference, July 2022 & July 2020.
- Outstanding Teaching Assistant Award (Honorable Mention), USC, Apr. 2021.
- Outstanding Graduates Award, Nankai University, May 2017.
- Samsung Scholarship, Samsung Electronics, Dec. 2015.
- National Scholarship, Chinese Ministry of Education, Dec. 2014.

**SELECTED  
PUBLICATIONS**

*Book Chapters*

2. K. Yang, **Y. Hu**, D. Chen, C. Lin, Y. Yi, P. A. Beerel, P. Nuzzo, “**Machine Learning-Enhanced Analysis and Design for Trustworthy Integrated Circuits**”, *AI-Enabled Electronic Circuit and System Design*, Springer, 2025. [\[link\]](#)
1. **Y. Hu**, K. Yang, S. Nazarian, P. Nuzzo, “**SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption**”, *VLSI-SoC: Design Trends*, Springer, 2021. [\[link\]](#)

*Journal Papers*

1. **Y. Hu**, Y. Zhang, K. Yang, D. Chen, P. A. Beerel, P. Nuzzo, “**On the Security of Sequential Logic Locking Against Oracle-Guided Attacks**”, *IEEE Transactions on Computer Aided Design of Integrated Circuits & Systems (TCAD)*, 2023. [\[link\]](#)

*Conference Papers*

12. **Y. Hu**, H. Cherupalli, M. Borza, D. Sherlekar, “**Late Breaking Results: On the One-Key Premise of Logic Locking**”, *Design Automation Conference (DAC)*, June 2024.
11. **Y. Hu**, K. Yang, S. Dutta Chowdhury, P. Nuzzo, “**DECOR: Enhancing Logic Locking Against Machine Learning-Based Attacks**”, *International Symposium on Quality Electronic Design (ISQED)*, Apr. 2024. [\[link\]](#)
10. D. Chen, X. Zhou, **Y. Hu**, Y. Zhang, K. Yang, A. Rittenbach, P. Nuzzo, P. A. Beerel, “**Unraveling Latch Locking Using Machine Learning, Boolean Analysis, and ILP**”, *International Symposium on Quality Electronic Design (ISQED)*, Apr. 2023. [\[link\]](#)
9. Y. Zhang\*, **Y. Hu\***, P. Nuzzo, P. A. Beerel, “**TriLock: IC Protection with Tunable Corruptibility and Resilience to SAT and Removal Attacks**”, *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Mar. 2022. [\[link\]](#)
8. **Y. Hu\***, Y. Zhang\*, K. Yang, D. Chen, P. A. Beerel, P. Nuzzo, “**Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption**”, *IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*, Dec. 2021. [\[link\]](#) [\[code\]](#)
7. S. Dutta Chowdhury, G. Zhang, **Y. Hu**, P. Nuzzo, “**Enhancing SAT-Attack Resiliency and Cost-Effectiveness of Reconfigurable-Logic-Based Circuit Obfuscation**”, *IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2021. [\[link\]](#)
6. **Y. Hu**, K. Yang, S. Dutta Chowdhury, P. Nuzzo, “**Risk-Aware Cost-Effective Design Methodology for Integrated Circuit Locking**”, *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Feb. 2021. [\[link\]](#)
5. **Y. Hu**, K. Yang, S. Nazarian, P. Nuzzo, “**SANSCrypt: A Sporadic-Authentication-Based Sequential Logic Encryption Scheme**”, *IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*, Oct. 2020. [\[link\]](#)
4. V. Menon, G. Kolhe, J. Fifty, A. G. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, “**Logic Obfuscation: Modeling Attack Resiliency**”, *GOMACTech*, Mar. 2020.
3. **Y. Hu**, V. Venugopalan, A. Schmidt, J. Monson, M. French, P. Nuzzo, “**Security-driven Metrics and Models for Efficient Evaluation of Logic Encryption**

- Schemes**”, *ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)*, Oct. 2019. [\[link\]](#)
2. V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, “**System-Level Framework for Logic Obfuscation with Quantified Metrics for Evaluation**”, *IEEE Secure Development Conference (SecDev)*, Sept. 2019. [\[link\]](#)
  1. V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, “**Quantifying Security and Overheads for Obfuscation of Integrated Circuits**”, *GOMACTech*, Mar. 2019. [\[link\]](#)

*Workshops, Posters, and Demos*

3. **Y. Hu**, “**Security-Driven Design of Logic Locking Schemes: Metrics, Attacks, and Defenses**”, *Design Automation Conference (DAC)*, July 2023. (Ph.D. Forum Presentation)
2. **Y. Hu**, S. Dutta Chowdhury, K. Yang, M. Munir, J. Bollareddy, P. Nuzzo, “**Circumventing Machine Learning-Based Attacks to Logic Locking**”, *Design Automation Conference (DAC)*, July 2022. [\[link\]](#)
1. V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, “**MIRAGE: A System-Level Framework for Inserting and Evaluating Logic Obfuscation**”, *IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*, May 2019.