4-1 Register Transfer Language

- ◆ Microoperation: みればか みなばられた いばって やんと かとれて The operations executed on data stored in registers (shift, clear, load, count)
- Internal H/W Organization(best defined by specifying)
 - 1. The set of registers(register의 개수, 종류, 기능) 첫
 - 2. The sequence of microoperations
 - 3. The sequence control of microoperations

4-2 Register Transfer

Registers : Fig. 4-1

Designated by Capital Letter(sometimes followed by numerals): MAR(Memory Address Register), PC(Program Counter), IR(Instruction Register), R1(Processor Register)

명명 수행

The individual F/Fs in an n-bit register : numbered in sequence from 0(*rightmost position*) through n-1

The numbering of bits in a 16-bit register: marked on top of the box

A 16-bit register partitioned into two parts : bit 0-7(symbol "L" Low byte), bit 8-15(symbol "H" High byte)




Figure 4-1. Block diagram of register

भारत विस्ति द्वारा स्था मेर

4-3 Bus and Memory Transfers

◆ Common Bus: 四이터가 이용하는 통로

A more efficient scheme for transferring information between registers in *a multiple-register configuration*

A bus structure = a set of common lines I 보는 나스 기 필인 Control signals determine which register is selected

- » One way of constructing a common bus system is with *multiplexers*
 - » The *multiplexers* select the source register whose binary information is place on the bus


The construction of a bus system for four registers: Fig. 4-3

- » 4 bit register X 4
- » Four 4 X 1 Multiplexers
- » Bus Selection : S0, S1

S1	S0	Register selected
0	0	Α
0	1	В
1	0	С
1	1	D

8 Registers with 16 bit

» 16 X 1 mux 8 개 필요



4-4. Arithmetic Microoperation

◆ 4-bit Binary Adder : Fig. 4-6

Full adder = 2-bits sum + previous carry

Binary adder = the arithmetic sum of two binary numbers of any length c_0 (input carry), c_4 (output carry)





Figure 4-6. 4-bit binary adder

◆ 4-bit Binary Adder-Subtractor: Fig. 4-7 けんれる 単名 でも

One common circuit by including an exclusive-OR gate with each full-adder

M = 0: Adder $B \oplus M + C = B \oplus 0 + 0 = B$, $\therefore A + B$

M =1 : Subtractor B \oplus M + C = B \oplus 1 + 1 = B' + 1= -B(2's comp), .: A - B






One composite arithmetic circuit in *Tab. 4-4*: *Fig. 4-9*

$$D = A_0(X_0) + B_0(Y_0) + C_{in}$$

- » B₀: S₀, S₁에 따라 *B, B̄, 0, 1*
- » Tab. 4-4의 Input Y = B

	<u>K</u> S	\ Select		Input	Output	Microoperation			
授和	Select S1 S0 Cin		Y	D=A+Y+C _n					
	0	0	0	В	D=A+B	Add			
	0	0	1	В	D=A+B+1	Add with carry			
	0	1	0	В'	D=A+B'	Subtract with borrow			
	0	1	1	В'	D=A+B'+1	Subtract			
	1	0	0	0	D=A	Transfer A			
	1	0	1	0	D=A+1	Increment A			
	1	1	0	1	D=A-1	Decrement A			
	1	1	1	1	D=A	Transfer A			
A+B'=A+B'+1-1									
$-\Lambda_{-}R_{-}1$									
A+111	A+1111=A-1 A-1+1=A								



4-5. Logic Microoperation

对处时间 对对对对处 时间时是 计松巴飞 部世代

4-5 Logic Microoperation

Logic microoperation

Logic microoperations consider **each bit of the register separately** and treat them as binary variables

» exam)

 $P: R1 \leftarrow R1 \oplus R2$ 1010 Content of R1
+ 1100 Content of R2
0110 Content of R1 after P=1

Special Symbols

Special symbols will be adopted for the logic microoperations OR(√), AND(△), and complement(a bar on top), to distinguish them from the corresponding symbols used to express Boolean functions

» exam)

 $P+Q:R1 \leftarrow R2+R3, R4 \leftarrow R5 \lor R6$ Logic OR
Arithmetic ADD

List of Logic Microoperation

Truth Table for 16 functions for 2 variables : *Tab. 4-5 (뒷면에...)*^B


16 Logic Microoperation: Tab. 4-6

: All other Operation can be derived

Hardware Implementation

16 microoperation → Use only 4(AND, OR, XOR, Complement)

One stage of logic circuit: Fig. 4-10



Arithmetic에서

와 동일

l's Complement

44	E 9	디	2613	- 10	hed	る	174	亳	택	弘	午	oh	と	671	7		
X	Y	F_0	F ₁	F ₂	F_3	F ₄	F ₅	F ₆	F ₇	F ₈	F ₉	F ₁₀	F ₁₁	F ₁₂	F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

TABLE 4-5. Truth Table for 16 Functions of Two Variables

程期即, 堤边港堂到

Boolean function	Microoperat	ion Name	Boolean function	Microoperati	on Name
$\mathbf{F_0} = 0$	$\mathbf{F} \leftarrow 0$	Clear	$\mathbf{F_8} = (\mathbf{x} + \mathbf{y})^{\prime}$	$\mathbf{F} \leftarrow \overline{\mathbf{A} \vee \mathbf{B}}$	NOR
$\mathbf{F_1} = \mathbf{xy}$	$\mathbf{F} \leftarrow \mathbf{A} \wedge \mathbf{B}$	AND	$\mathbf{F_0} = (\mathbf{x} \oplus \mathbf{y})^*$		Ex-NOR
$\mathbf{F}_{2} = \mathbf{x}\mathbf{y}'$	$\mathbf{F} \leftarrow \mathbf{A} \wedge \overline{\mathbf{B}}$		$\mathbf{F}_{10} = \mathbf{y}'$	$\mathbf{F} \leftarrow \overline{\mathbf{B}}$	Compl-B
$\mathbf{F_3} = \mathbf{x}$	$\mathbf{F} \leftarrow \underline{\mathbf{A}}$	Transfer A	$\mathbf{F}_{11} = \mathbf{x} + \mathbf{y}'$	$\mathbf{F} \leftarrow \mathbf{A} \vee \mathbf{B}$	_
$\mathbf{F_4} = \mathbf{x'y}$	$\mathbf{F} \leftarrow \overline{\mathbf{A}} \wedge \mathbf{B}$		$\mathbf{F}_{12} = \mathbf{x}'$	$\mathbf{F} \leftarrow \mathbf{A}^{-}$	Compl-A
$\mathbf{F}_5 = \mathbf{y}$	$\mathbf{F} \leftarrow \mathbf{B}$	Transfer B	$\mathbf{F}_{13} = \mathbf{x'} + \mathbf{y}$	$\mathbf{F} \leftarrow \overline{\mathbf{A}} \vee \mathbf{B}$	
$\mathbf{F_6} = \mathbf{x} \oplus \mathbf{y}$	$\mathbf{F} \leftarrow \mathbf{A} \oplus \mathbf{B}$	Ex-OR	$\mathbf{F}_{14} = (\mathbf{x}\mathbf{y})'$	$\mathbf{F} \leftarrow \overline{\mathbf{A} \wedge \mathbf{B}}$	NAND
$\mathbf{F_7} = \mathbf{x} + \mathbf{y}$	$\mathbf{F} \leftarrow \mathbf{A} \vee \mathbf{B}$	OR	* •	F ← all 1's	set to all 1's

TABLE 4-6. Sixteen Logic Microoperations

&& : 일반각 MD 면서자 4-5. Logic Microoperation & : 비트면산자(이나)

1→ 0

0 • 0

Computer System Architecture

Some Applications

Logic microoperations are very useful for *manipulating individual bits* or *a* portion of a word stored in a register

Used to change bit values, delete a group of bits, or insert new bit values Selective-set $A \leftarrow A \lor B$

» The selective-set operation sets to 1 the bits in register A where there are corresponding 1's in register B. It does not effect bit positions that have 0's in B

Selective-complement $A \leftarrow A \oplus B$

» The selective-complement operation complements bits in A where there are corresponding 1's in B. It does not effect bit positions that have 0's in B

Selective-clear $A \leftarrow A \wedge \overline{B}$

» The selective-clear operation clears to 0 the bits in A only where there are corresponding 1's in B

Selective-mask $A \leftarrow A \land B$


» The mask operation is similar to the selective-clear operation except that the bits of A are cleared only where there are corresponding 0's in B

ला मा देनाम, राया पाटना पायमण माट र्या सर्ट नेकंगरा 1010 A before 1010 A before **1010 A before 1010** A before **1100** B(Logic Operand) 1100 B(Logic Operand) 1100 B(Logic Operand) 1100 B(Logic Operand) 0110 A After 1110 A After 0010 A After 1000 A After Selective-complement Selective-clear Selective-mask Selective-set

Chap. 4 Register Transfer and Microoperations

Insert

- » The insert operation inserts a new value into a group of bits
- » This is done by first masking the bits and then ORing them with the required value



Clear $A \leftarrow A \oplus B$

» The clear operation compares the words in A and B and produces an all 0's result if the two numbers are equal

4-6 Shift Microoperations

Shift Microoperations: Tab. 4-7

Shift microoperations are used for serial transfer of data

Three types of shift microoperation: Logical, Circular, and Arithmetic

Loğical Shift

A logical shift transfers 0 through the serial input

The bit transferred to the end position through the serial input is assumed to be 0 during a logical shift(**Zero inserted**)

 $R1 \leftarrow shl R1$ $R2 \leftarrow shr R2$

4-6. Shift Microoperation 3発 以に11/18

	Symbolic designation	Description
logical	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Shift-left register R Shift-right register R Circular shift-left register R Circular shift-right register R Arithmetic shift-left R Arithmetic shift-right R

TABLE 4-7. Shift Microoperations

나가는 비트가 다시

州台22 公司

Circular Shift(Rotate)

The *circular shift* circulates the bits of the register around the two ends without loss of information

$$R1 \leftarrow cil R1$$

 $R2 \leftarrow cir R2$


Arithmetic Shift

An *arithmetic shift* shifts a *signed* binary number to the left or right

An arithmetic shift-left multiplies a signed binary number by 2


An arithmetic **shift-right divides** the number by 2

Arithmetic shifts must leave the sign bit unchanged because the sign of the number remains the same



4-7. Arithmetic Logic Shift Unit

Hardware Implementation(Shifter): Fig. 4-12



Function Table							
Select	output						
S	Н0	H1	H2	НЗ			
0	IR	A0	A1	A2			
1	A1	A2	А3	IL			

4-7 Arithmetic Logic Shift Unit

◆One stage of arithmetic logic shift unit: Fig. 4-13

